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ABSTRACT 
This study examined possibilities for improving the performance and reliability of 
Mariner power systems as they might be applied to future Mars flyby and orbiter 
missions. A system concept was developed which appears to yield attractive performance 
and reliability gains and, at the same time. permits use of most oC the hardware concepts 
developed for earlier Mariner power systems. The concept, a modified shunt syctem, has 
been analyzed and the results appear to warrant further detailed design t test, and evaluation. 
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ERRATA FOR: 
"Final Report 
Mars Spacecraft Power System Development 
Contract No. 952150" 
GE Document No. 68SD4305 
26 July 1968 
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4-2 
4-2 
4-11 
4-13/14 
4-24 
4-29/30 
4-32 
4-33 
4-34 
4-38 
4-40 
4-52 
4-58 
4-59 
4-63 
Correc~t=lo~n~ ______________________ _ 
Figure 4.1-1 -- 9l0w armature of Earth/Mars mode !:Iwitch in "E" 
position 
Figure 4 .1-2 -- Ordinate should read: "Error Signal E "'" (V -V " 
, BUS REF) 
13th line: ''let'' should be ''leg'' 
Figure 4.4-1 corrections: 
, 
Parentheses for (E ) 
Remove "MI" from "Main Boost/Inverter/Amplifier Group" title. 
2 Intersection dots missing 011 Raw DC bus; 1 dot missing 
between main error and shunt amplifier. 
14th line -- add "s" to element 
15th line -- close parenthesis 
Table 4.6-1: 
Line 12 -- Change 56/55 to 37 . 5/36.7 
Line 20 -- Change @ - . 97 + @to ( @- .97) +@ 
Line 24 -- Insert - between CD and 60. 
Line 25 -- Insert - between \~ and 60. 
14th line: Replace sentence: "This is shown .. tI with "This 
pertains to columns 2, 4, 6, 11 and the left subdivision of columns 
8,10,12,13 and 14." 
4th line -- change 1.04 to 1.94 
24th line -- Change Section 4.6.3.2 to Section 4.6.3.3 
F1gure 4.6-3: "Temp. Variation per Figure 4. 6_~fI 
Figure 4.6-4: Label abscissa: "Array Margin (Watts)" 
Add note to upper right: "Case I, 600 C @ 1.00 AU" 
o 0 Line 21: Change F to C. 
Line "l: Parenthesize case (a) 
Line 17: Should read ... " inch is 0 . 08 ... " 
Ta1:>le 4.7-1: Overload rating for MM'69 should read "376 watts - 0.1 msee" 
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Pale No. 
4-64 
4/65/66 
4-67 
4-69 
4-74 
4-98 
5-26 
5-83 
5-123/124 
5-136 
5-86 
5-89 
5-91 
5-96 
5-101 
5-117/118 
Correction 
Table 4.7-1: - Capitalize MM'69 System 
- Indent "Main" under Free-run frequency 
- Charge Regulator Input Voltage should be ~ volta max. 
Figure 4.7-2: - Array output Hne from 4A1 should show CD 18 
current monitor 
- Label middle upper module "Power Control 4A11" 
Line 20: "span" should be "spar" 
Figure 4.7 -4: Six lines leading to test connector should each show 
diode as in top Une . 
Figure 4.7 -7: Line from Array bus is hanging -- join to low power 
Circuit line at left of diode. 
Figure 4.10-2: Base drive resistor of right hand transistor should be 
joined to Signal from Shunt Amplifinr not the Return as shown. 
Figure 5.1.2-3: 3rd number in Total Weight column is misSing -- should 
be 95.6 
Figure 5.1.6-2: Curve 1 -- Z = wLC should read Z = WLC 
Figure 5.2.6-3 "x" crossing missing from Inverter output. 
Figure 5.2.9-1 Interchange "Array" and "Battery" titles 
Lines 7 and 8: Place period after "element". Delete "until the lowest 
element ..... " 
Equation (5.2.1-4): Lambda subscript should be B, not beta. Other 
beta(s) to remain. 
Line 8: Change Figure 5.2.4-6 to Figure 5.2.1-6. 
Line 16: Change "circuit" to "configuration. " 
Top Figure: Show line between blocks 3 and 4. 
Figure 5.2.6-1: 1st block of Condition No.4 on left should read: 
"E E " D < DMIN 
3rd block of Condition No. 5 on left should read: 
"EB > EBMIN 
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I»qe No . Correction 
• 
• 5-125 Line 16: Change "E > E "to B BMIN 
, 
"E EBMIN " I B <... 
1 5-132 Line 20: Change "0. 8628" to "0.8626" . 
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SECTION 1 
INTRODUCTION AND SUMMARY 
This is the final report covering work performed by the General Electric Company for the 
Jet Propulsion Laboratory unde~' Contract 952150, "Mars Spacecraft Power System Develop-
mente " 
The general objective of this Phase I study was to develop an optimum Mariner-class/Mars 
power system for application to future flyby and orbiter missions that will provide improved 
utilization of solar array capacity and greater reliability. The exist~ Mariner Mars '69 
design served as the basis for comparison. 
Using load profile requirements for an orbiting mission in the early 1970's, the study resulted 
in the design of a power system (designated the Shunt System) which offers the desired improve-
ments as summarized below: 
SHUNT SYSTEM 
Array Demand 382 watts 
Arr~y Margin Improvement ~8 watts 
Power System Weight 120.81b 
Reliability 
Full Success 0.86 
Degraded Success 0.93 
Functional Elements Eliminated Share Booster 
Share Mode Detector 
Array Zener Diodes 
Functional Elements - New, Earth/Mars Mode Relay 
Shunt Regulator 
REFERENCE 
MM'69 SYSTEM 
410 watts 
--------
120.5 lb 
0.83 
0.90 
--------
--------
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Functional Elements with 
minor modifications 
Unregulated bus 
voltage 
Array 
Battery 
Boost Regulator 
2.4 KHz Inverter 
400 Hz Inverter 
Power Source Logic 
Power Control 
Power DistribUtion 
25 - 38.2 vdc 25 • 50 vdc 
The system is very similar to proven Mariner power systems. Full advantage was taken of 
the development, test, and flight background of the existing Mariner systems, and changes were 
made only where significant efficiency and/or reliability gain appeared possible. 
The additional power available to the load (28 watts) can represent either ~dditional power 
margin or approximately 25 percent more useful science payload p()wer. When array power 
becomes marginal -- either through degradation or increased sun distance -- the MM'69 
system will go into an undesirable battery-array sbaring mode of operation resulting in ineff-
icient array usage am share boost cycling. The shunt system is not faced with this problem 
and will provide efficient use of full array capacity and minimum battery operation. This 
advantage is primarily associated with orbiting missions. 
A related advantage of the shunt system concerns allowable battery charge rates. In the shunt 
system, battery charge power is automatically reduced when array power is limited. Consequently, 
in the shunt system the battery charge rate can be set higher than normally required with the 
attendant advantage of providing greater operational flexibllity, either for obtaining longer 
orbiting life or for handling a variety of emergency situations. If this higher charge rate were 
used with the MM'69 system, under similar array limited circumstances, an inefficient 
sharing mode of operation would result. Again, this advantage is essentially peculiar to the 
orbiting mission. 
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The reliability improvement occurs prlmarl1y through the elimination of the share mode de-
tector aoo booster, and the array zener diodes. Block redundancy is used to improve the 
reliabllity of the major power cond ltionlng clements and iA quite similar to the approach used 
on the MM'69 system. Evaluation of altci'nate cOnCl}ptR did not yield slgnJicant improvements. 
A significant difference between flyby and orbiting missions concerns the available time for 
sc lence data acquisition. Advantage can be taken of the extendcd Umo avnHable in orbiting 
missions by Incorporating additional science load ~ontrol switches. This can result in re-
duced peak load demands, more options for science load fault protection, and greater mission 
flexibility. Consequently, recommendations arc made for Phase IT Study of additional science 
rulays am science load fault protection for orbiting missions. 
The study identified the critical aspects of the power system performance and reliability, and 
} investigated them in considerable detail. Special attention was paid to assessing the inter-
relationships of the variouR functional elements froIr both performance and reliability view-
} 
} 
1 
I 
I 
I 
I 
I 
I 
I 
points. In two instances laboratory evaluation of key points was undertaken. The study identifies 
numerous specific tasks which should be pursued during a Phase II detail design and dev(~lopment 
program in order to realize the potential benefits of the shunt 8ystcm. 
This Final Report discusses all of the effort accomplished by the General Electric Company 
during the entire perfonnance period of the contract. Accordingly, the contents of the mid-
term report have been incorporated in this Final Report when it was deemed appropriate. 
The detailed study objectives, as stated in the Statement of Work, are listed in Table 1-1 
along with a cross index of where each requirement is treated in this Final R(~port. 
1-3 
1 
{ 
Table 1-1. Croll-Reference to the Requlrementl of Contract No. 952150 
~----------------~---------------------------------------~----------~--------~ 
CONTRACT 
PARAGHAPH NO. 
(n) (1) (1) 
(u) (1) (11) 
1-4 
(A) 
(B) 
(C) 
(D) 
(E) 
1. 
2. 
3. 
4. 
1. 
CONTRACT 
TASK DESCRIPTION 
Definition of each model power system studied 
(Mariner Mn r8 '69 shall be one of the model 
configurations) 
The analysts of each model power system, 
including: 
Various voltage regulation mcthods 
Optimum frequency for ac distribution. What 
penalties arc associated with using 2.4 kHz 
instead of the optimum frequency? 
Concepts of critical and noncritical busses 
for ac distrlbu tion. 
Optimum battery-charger ;battery interface 
Optimum charge -rate 
Optimum battery charger cutoff voltage 
Optimum flight sequencc for switching battery 
charger ON & OF F 
Optimum method of charging to maximize 
battery life 
Providing increased reliability through use of 
redundancy, failure detection and functional 
element switching 
Optimum method of detecting failures with 
a functional element. How should a f8 ilure 
be defined? 
FINAL 
HEPOHT SJ.t:CTION 
3.0,4.0,5.1.1 
5.2 
Spc below 
5.1.1 
4.5,5.1.5,6.0 
4. 1, .1. 6. :1.2, 
5.3.2 
4.6.1,4.6.2.4.6.3.2, 
4.7.5, fi.:i.2.:J 
Same as above 
4.3,4.6,4.7, 
5.:1.2 
4.1, 4.6.:i.2 
5.3.2 
4.4 and see below 
4.4,5.1.4,5.2.6 
1 
( 
~ 
.. 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
j 
} 
I 
J 
I 
I 
I 
I 
I 
I 
,I 
I 
I 
Table 1-1. Croaa-Reference to the Requlrementll of Contract No. 952150 (Cont) 
~----------------P-------------------------------------~------------------~ 
CONTRACT 
PARAGRAPH NO. 
('ONTHACT 
TASK UESCIUPTION 
FINAL 
HEPORT SECTION 
...-.---------f----------~- --- ,----,-----01------------1 
(a) (1) 
(A) 
(B) 
(C) 
(0) 
2. 
3. 
4. 
5. 
H. 
7. 
(ill) 
Failure modeH for each functional element 
and the ntanlfcfI;tations of the fallureH at 
the input and output terminals 
How doe~ ~ fallure in one functional elem(lnt 
affect the performance of other functional 
elements? 
Elem('nt sizing to ensure that a failure in 
one element will not lead to the damaging of 
other elem(lnts before the failure is detected, 
and corrective action is taken. 
Methods to ensure that operational clements 
will not be switched out due to a failure in 
a relocated functional element 
Failure detection logic setting and/or l"e-
settling and comparison of the relative merits 
of automatic and/or ground-commanded failure 
mode switching circuits 
M(lthods to protect against fallures occurring 
in other spacecraft systems and consideration 
of the effect of each method on power system 
sizing and performance. 
Hecommendation of an optimum powt:r system 
configuration, considering the following 
criteria: 
Elimination of solar array zener diodes 
Elimination of the two stable operating points 
Reduction of voltage swing on the unregulated 
bus 
Optimization of the ratio of weight to reli-
5.1.4 
4.4.1,5.1.4, 
n.1.5, 5.2.6 
4. 7 . H, .1. 7 . a, 
4.7.!>, !>.!.!> 
5.1.5, 5.2.1, 
5.2.6 
4.4,4.4.2, 4.4.3, 
5.2.6 
4.4.:;!, 4. 5, 
r: 1 r: 
.). ..>, 6.0 
4.0 and see below 
4. 0 & 5. 1. 1 
.1. 0 & 5. 1. 1 
4. 0 & 5. 1. 1 
5.2.9 
ability 
~---------------~----------------------------------~------------.------~ 
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Table 1-1. Croll-Reference to the Requirementl of Contract No. 952150 (Cont) 
CONTHACT 
PAHAGRAPH NO. 
(E) 
(I-') 
(0) 
(H) 
(a) (2) 
(a) (3) 
(a) (4) 
1-6 
CONTRACT 
TASK DESCRIPTION 
Improvement In the transient response for 
step changes in loads 
Improvement in noise rejection In load 
switching circuitry 
Isolation of the command inputs to power 
system and use of red1lndant control circuitry 
to provide fail-safe operation 
Improved utilization of solar array capacity 
Determine weight, sizing and parts count and 
assess the reliability of the recommeooed 
system. Present the power and energy design 
margins. Describe the rationale used in 
arriving at the particular margins. 
Recommeoo power sYEltem telemetry points and 
parameter ranges for the recommended system 
configuration. Hank the telemetry channel 
assignments in order of importance. 
FINAL 
REPORT SECTION 
4.7.3,5.1.6 
5.1.3.5 
fi.1.:J.2, fi.l.a.3 
5.1.:1.4 
4.6, 4.8, 5.2 
4.9.1 
Block diagram each functional element. 2.0 1 
Determine type of circuits and required 4.4, 4.7, 5.2.9 
redundancy. 
----' 
1 
I 
I 
I 
1 
( 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
f 
1 
I 
I 
1 
I 
1 
I 
1 
SECTION 2 
STUDY OBJECTIVES AND APPHOACH 
The prime stud~' objective, as Act forth in the contract, was to develop an optimum Mariner-
Class spa .... ocraft electrical power sYbtem, (or both orbiting and flyby missions, which would 
provide: (a) improved utilization of solar array capability, and 0» greater reliability than 
the present Mariner Mars power system (Mariner '69 system). 
An important clement in the GE approach, adopted early in the study, was that the existing 
Mariner power system was well established and hencs any alternative system, or portion 
thereof, must indicate sufficient improvement in effi0iency and/or reliabnnity in order to 
recommend its use. This ground rule was felt to be a dominant one because of: 
R. The interplanetary long life success of thE' Mariner power system 
b. The long and continuous development and testing history of the Mariner system. 
A second important element in the GE approach was to converge early on the general system 
concept which appeared to offer the most potential reliability and efficiency improvement, and 
then to devote the majority of the study to detailed investigation and design of the selected 
concept. This approach appeared most attractiv~ because of the following: 
a. The team undertaking the study was composed of senior personnel having a wealth 
of background experience in the power system field, particularly for closely related 
missions. Hfmce, this team could converge rapidly on the most likely alternate 
systems. 
b. The alternate concepts considered wcre fairly close to the Mariner '69 system from an 
efficiency and reliabilhy standpoint; none appeared to offer dramatic efficiency or 
reliability improvements. Consequently, it appeared necessary to throughly investi-
gate the selected concept in order to accurately define its efficiency and reliability. 
A third ground rule, based on guidelines and information provided by JPL early in the study, 
was to concE:;ntrate on orbiter missions rather than flyby missions. 
2-1 
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The fourth element in the GE approach involved the approach to reUabllity. The general 
shortcomings of relit,bility analysis and prediction were recognized. However, it was 
decided that significant insight into th~ operation of the subsystem could be obtained in a 
relative if not absolute way by using the latest techniques and computer tools to perform 
reliability sensitivity studies of key aspects of the subsystem. These sensitivity studies, 
however, were to be combined with failure mode analyses and evaluated on the basis of 
engineering judgment and experience rather than purely accepting the reliability numbers 
as conclusive. 
The final element in the GE approach was to focus the study on the subsystem level and only 
consider circuit design where the specifics of the design affected the subsystem level investi-
gation. Black box circuit design, development, and test could then logjcally be conducted in 
a Phase IT program if desirable. 
Figure 2-1 shows the ~7ork Flow Diagram followed during the study. 
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Figure 2-1. Work Flow Diagram 
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SECTION 3 
CONSTRAINTS AND GUIDELINES 
Guidelines for the study are largely dray. n from the requirements for the MM'69 power system 
and from load profile estimates for typical Mars orbiter missions in the early 1970's. Specific 
characteristics, either specified or implied, are summarized below. 
3.1 POWER SYSTEM TYPE 
The power system will utilize solar arrays for power generation and electrochemical batteries 
for energy storage. 
3.2 SOLAR ARRAY ORIENTATION 
The solar arrays will be fully sun oriented, except for brief maneuver periods when power 
will be supplied by the spacecraft batteries. 
3. 3 DISTRIBUTION 
To least disturb the power system interface with other spacecraft ~ubsystems and OSE as 
presently defined for the MM '69 system, the types of distributed power will be identical to 
that of the MM '69 system: 
Begulated ac power 
50 volt rms, single phase, 2.4 kHz 
27.2 volt rms, three phase, 400 Hz 
28 volt rms, single phase, 400 Hz 
Unregulated dc power 
25 to 50 volts, extreme limits 
3.4 LOAD PROFILE 
Typical power requirements by user designation, power type, and mission phase for an orbit-
ing mission have been furnished by JPL and are summarized on Table 3-1. 
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Table 3-1. Power Requirements (Watts) for Ori>iting Mission 
Z 
0 
~~ C::;:!l :... :::. ~c:: 0 0 ~ 00 ~!jj 
tl f:- 0 r.l 
CI 
DAS -0.00 
TVS -0.00 
IRR -0.00 
IRS -0.00 
UVS -0.00 
FTS 15.00 
FCS 3.20 
2.4 KHz CC+S 39.00 
PYRO -0.00 
PWRD 2.25 
DSS 21.00 
A/CI 13.00 
A/C2 -0.00 
SCNE 5.30 
RFS 32.20 
CYRE 8.09 
T/CI 50.00 
TOTAL 188.95 
400 Hz, 3..- GYRO 9.00 
TOTAL 9.00 
SCNM -0.00 
400 Hz, H' IRSM -0.00 
TOTAL -0.00 
VALV -0.00 
28 VDC GIMB -0.00 
TOTAL -G.OO 
T/C2 7.30 
T/C3 4.90 
25 - 50 \'DC TWf 55.00 
"-
BTCG 0.,,0 
BRFS 1.50 
TOTAL 69.20 
ONE 
TWO 
THREE 
FOUR 
FIVE 
SIX 
SEVEN 
EIGHT 
NINt: 
TEN 
ELEVEN 
TWELVE 
THIRTEEN 
FOURTEEN 
-
$ - -C"> $ .... 
-0 r.l 
-
~ 
r.l c:: ~ ~ ::J X c:: 
.... c:: 0 r= rn 
.... 
f:-
-0.00 -0.00 -0.00 -0.00 20.00 
-0.00 -0.00 -0.00 -0.00 32.00 
-0.00 -0.00 -0.00 -0.00 3.00 
-0.00 -0.00 -0.00 -0.00 4.00 
-0.00 -0.00 -0. GO -0.00 12.00 
15.00 15.00 15.r,0 15.00 15.00 
3.20 3.20 3.20 3.20 3.20 
19.00 19.00 19.00 19.00 19.00 
1. 00 1.00 1.00 1.00 1.00 
2.25 2.25 2.25 2.25 2.25 
22.00 10.00 10.00 10.00 18.00 
25.00 16.00 16.00 23.00 16.00 
-0.00 -0.00 . -0.00 10.50 -0.00 
5.30 5.30 5.30 5.30 28.50 
32.20 32.20 32.20 32.20 32.20 
8.00 8.00 8.00 8.00 8.00 
50.00 50.00 50.00 50.00 -0.00 
182.95 161. 95 61.95 79.45 214.15 
9.00 9.00 9.00 9.00 9.00 
9.00 9.00 9.00 9.00 9.00 
-0.00 -0.00 -0.0(\ -0.00 I 12.00 
-0.00 -0.00 -l.OO -0.00 ).00 
-0.00 -0.00 -0.00 -0.00 12.00 
-0.00 -0.00 -0.00 30.00 -0.00 
-0.00 -0.00 -0.00 35.00 -0.00 
-0.00 -0.00 -0.00 65.00 -0.00 
15.00 15.00 15.00 7.30 15.00 
10.00 10.00 10.00 4.90 10.00 
55.00 55.00 55.00 55.00 89.00 
0.50 25.00 0.50 0.50 o 50 
1.50 1.50 1.50 1.50 1.50 
82.00 106.50 82.00 69.20 116.00 
--
., 
FUGHT PHASES 
-LAVNCH 
-STAR ACQt'lSITION 
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Table 3-1. Power R(lquirements (Watts), Orbiting Mission (Cont) 
Phase Number Phase Name Duration 
-
Cne Launch ()7 minutes max 
Two Star Acquisition Not. specified 
Three Cruise I (Battery Charger On) Not specified 
Four Cruise II (Battery Charger Off) Not specified 
Five Maneuver H4 minuteH 
Six Far Encounter Not specified 
Seven Orbit Insertion 96 minutes 
Eight Playback - I' ar Encounter Not. specified 
Nine Orbit Trim 84 minutes (Note A) 
Ten Orbit Cruise - CC&S Update Not specified 
Eleven TV Sequence 60 minutes (assumed) 
Twelve Earth Occultation i~ot specified 
Thirteen Playback A TR 162 minutes (assumed) 
Fourteen Playback DTR 24 minutes (assumed) 
Notes: 
A. 1st orbit trim no sooner than 24 hours after Orbit Insertion; subsequent orbit trims 
no sooner than 24 hours after previous orbit trim. 
B. Time durations during maneuvers are associated with the RS14 engine system. 
3.5 TRANSIT AND ORBIT CHARACTERISTICS I Where necessary for sizing and evaluation, a specific launch opportunity was examined in order 
to use realistic times. The opportunity examined corresponded to a 1971 opportunity, as shown 
I below; however, the study is general for Mars orhiting missions in the early 1970's. 
I 
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Transit time: 6 to 8 months 
. 
Arrival date: 14 November 1971 
Orbit period: 12 hours 
Onset of Solar Occultations: 130 days after arrival 
I~ength of Solar Occultations: up to 90 minutes 
3.6 RELIABILITY IMPROVEMENT· 
a. "Wherever the weight, cost, and schedule risk penalties are not prohll>itive, functional 
or alternate mode reduooancy should be employed such that no single failure mode 
of any electronic or electrical mechanical component could cause a catastrophic 
effect on the mission". 
b. "Particular emphasis shall be placoo upon simple and conservative design. 
*Mariner Mars 1969 Spacecraft Design Criteria 
No. M69-2-100, 19 September 1967, JPL 
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SECTION 4 
SYSTEM DESCRIPTION 
The orbiting load profile and mission definition described earlier served as the basis for 
developing the power system design. A trade study of posf..::.le conflgu~'aUons was com-
pleted ahout midway through the program and resulted in the I:u~lection of a shunt regulation 
system. The considerations and principal results of this trade study were presented in 
the Interim Report and are reper-ted in S(~ction !). 1.1 of this report. Further definition 
and modifi<.'ations have been made to the original selection upon careful review of opera-
tional conditions. The recommend(rl system is des(~ribed below. 
4.1 .SIMPI~IFIED BLOCK DIA_QJlt\M 
A simplified block diagram of the shunt regulation sys~m i8 shown in Figure 4.1-1. Inver-
ter power (2.·1 kHz am 400 Hz Inverters) is derived from the rcgulat(~d dc hus. The dc 
regulation is maintained by controlling the shunt regulators, the battery charge regulator 
and the boost regulator in responl3e to separat(~ regions of the error amplifier input as 
shown on Figurc 4.1-2. The shunt regulator operates in the highest error region with 
maximum solar array shunting in l"esponF.lc to error e 4 down to no shunting at ca' At this 
point the available array power at the regulated voltage just satisfies the load demand along 
with any battery charging that ma.y be underway. Upon further load demands or decreased 
array power, the array power used for battery charging is first diverted to the load before 
battery discharge power is called for. This occurs in response to the c
a 
to e2 error region. 
With further load dennnds or further decreases in array power, the boost regulator supplies 
battery power in response to the error level in the c2 to el region. 
The required sensitivity of the regulator functions (shunt, boost and charge regulators) 
to different error bands was viewed with some concern during the early study phases. Be-
cause the shunt system generally appeared to offer improved performance margins over other 
configuration candidates (see Section 5.1.1), it was decided to verify the feasibility of regu-
lator sequencing by construction and test of a breadboard. This was accomplished 
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luccessfully without any flignlflcant difficulties. As long as a 81r,~~,'3 error amplifie;,r i8 used 
to provide the driving functions, no problema of overlapping scnsitlvlty were evident. A 
minor step ch!1nf(c In the output bus voltage (approximately 1 percent) occurrt'd as the sYHtem 
modc of operation moved between buttery Chat'f'" and battery dhwharge. Thl' Ht(lP IH dUl' to 
noisc generatt'Cl at the booster choko input fUter In combination with circuit nonllncurit1t'H 
effectively modifying the transfer (unction of tht' error detector. The problem Clln h(l cH'II-
nated by flIter modification and designing greater noiHe immunity into t ',' error dett'ctor. 
The block diagram (Figure 4.1-1) Hhows an in-Unf! dlod(\ (A) b(,twc.'tm the' array output hus and 
the regulated bUB and the usc of un Earth/Mars mode switch. Thl' purp08l' of thiH (~()mhina­
tion is to get around solar array matching problen's whi<'h ariAl' in th(' tranHfl'r orhlt from 
Earth to Mars. Essentially, the Earth to MarH change in fmlar array voltage-current charac-
teristicH makes it difficult to mutually satiHfy n(lar-,Earth and ncar-Mars power t"('quir('ments 
at a single array source voltage. 
The power-voltage solar array curves of Figure 4. 1-a illustrate the nature of this problem. 
These curves arc based on the Ufle of solar cells having relatively square V-I characteristics, 
similar to those used on the Mariner '()9 solar panels. The factors used in generating thoRe 
curves and the general qU(:lstion of system Hcnsitivfty to solar array performance uncertain-
ties arc discusseJ later in Section 4. n. :i. Heferring to the P-V curve at 1. fi AU, which is 
typical of the sun distance for a Mars mission 90 days aftor encounter, the normalized 
voltage for maximum power is 1. :1. If the system r~gulated voltage is selected at this level, 
no power is available from the near-Earth 1. 0 AU P-V characteristic. By reducing the 
normalized voltage to 1. 2, equivalent power can be obtained for the 1. 5 and 1. 0 AU conditions 
but with a sacrifice in the potential 1. 5 AU power of about t3 percent. 
The in-line diode (A) and Earth/Mars mode switch solve this problem in the following faRhion. 
During launch and the early crui8c phase, the switch is set in the Earth-mode "E" position. 
In this position the switch contacts are arranged to: (a) introduce raw array power directly 
to the boost regulator input; (b) insert a blocking diode (B) between the battery and boost 
regulator input; and (c) disable the battery charge regulator overrjde signal from the error 
amplifier. No modification to the shunt or boost regulator responses to the error amplifier 
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are necessary in the Earth-mode switch position. If array voltage is low, the boost regulator 
operates to maintain voltage regulation. If array voltage is high, system voltage is main-
tained by the shunt regulator and array current flows directly through the main in-line diode 
(A). In either case the battery discharge diodes, (C) and (B), are backbiased. 
Ahout 2 months after launch, the change in the solar array voltage-current characteristics 
permits a transfer of the Earth/Mars mode switch to the "M" position. This has the effect I of preventing direct solar array input to the boost regulator and, as will be explained later, 
avoids the occurrence of array /battery load sharing. 
I 
I 
I 
In the "M" position it is possible to provide contact closure around the main in-line diode (A) 
between the array bus and the regulated bus to gain a sUght increase in system efficiency. 
However, this would not permit isolation of the raw power loads and would result in voltage 
depression of the regulated bus to the battery discharge level during battery demand periods. 
~\s suggested in the Interim Heport, an alternative is to use double isolation diodes for each I section of the solar array in the manner shown in Figure 4.1-4. Upon review of this approach, 
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It was realized that a short-circuit of one of these diodes could have serious consequences. 
During normal battery discharge sequences, the raw bus is set at the battery discharge 
voltage minus the diode drop. With a shorted diode, as shown In Figure 4.1-4, the current 
path is in a forward direction with respect to the com.panion diode. The raw load would there-
fore draw power from the boost regulator possibly exceeding its load rating. Since there are 
many such isolaUon diodes, the probability of this failure mode is increased. This approach 
was therefore droppoo in favor of accepting a system inefficiency associated with not providing 
contact closure around the main in-line dione (A) in Figure 4.1-1. 
The shunt regulator for the selected system consists of a shunt amplifier which drives multiple 
shunt transistor elements located on the solar array. With the use of the MM '69 solar panels, 
containing 78 series solar cell elements, each shunt transistor is wired across the first 35 
elements of each solar cell string. Thi:3 selection of a "partial" shunt regulator over a full 
shunt regulator was based on reduced heat dissipation within the shunt elements. The pre-
dicted performa.nce is described in Section 4.6 and the specific details of implementation are 
described in Section 4.7. 
III ~elation to voltage levels and capacity requirements, the battery for the selected system 
is lu, .ltical to the MM '69 silver-zinc battery. Some design modification may be required to 
adapt this battery for an orbiter mission since the battery is required during orbit insertion 
and orbit trim maneuvers, whereas in flyby Inissions it only serves as a backup beyond the 
last midcourse maneuver. The life requirements are actually not too different. For example, 
in the MM '69 mission the last midcourse maneuver may occur as late as four monthr after 
launch, while the transit time is typically about six months. In-house tests on silver-zinc 
cells which closely match the weight and crtpacity characteristics of the MM '69'battery cells 
indicate adequate stand life and subsequent cycle life capability. It is therefore judged that 
silver-zinc batteries will be adequate for the missions considered in this study. Further 
discussions on battery considerations are contained in Sections 4.4.6, 4.7.6, and 5.3.2. 
The selected charge reguhltor is also identical to the MM '69 regulator in the sense of being 
a series dissipative type. Besides on-off control by ground commaoo, a two-step charge 
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mode is reconlnlended. In the primary mode, charging proceeds at a current limit of 2.0 
amperes until a level of 35 volts is reached (1. 94 volts per cell). The current decreases 
thereafter as determined by the battery characteristics, while the regulator maintains a 
voltage limit of 35 volts. When the current drops to 50 milliamperes, the regulator voltage 
limit is reduced to 33.6 volts in its secondary mode of operation. This reduces its rate of 
trickle charging and serves as a }"lCkup to ground command turn-off of the regulator. 
4.2 SYSTEM VOLTAGES 
A guideline used in developing the shunt system was that the forms of distributed power be 
identical to those of the MM '69 power system. This pertains principally to the 2.4 kHz and 
400 Hz supplies. A specific objective was to reduce the range of raw dc power as long as the 
reduced range is within the existing MM '69 linJits (25 to 50 vdc). 
T In attempting to meet these conditions with the shunt system, it is desirable to take advantage 
of equipment already developed for the MM '69 system as long as this does not penalize the 
• 1 potential performance gains of the shunt system. Within this framework several options 
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were examined: 
Option 1 
• Use the existing MM '69 solar array design. Attempt incorporation of shunt regula-
tor elements without disturbing the layout of the solar cells or the panel structure. 
• Select battery voltages that match those of the existing MM '69 battery and would 
permit its use depending on sizing and life requirements. 
• 
Option 2 
Design the boost regulator and inverters to match the shunt regulated voltage which 
corresponds to the optimum array voltJ.ge in near-Mars conditions . 
• Use the existing MM '69 boost regulator and inverter set to operate at 56 vdc (level 
at boost regulator output and inverter input). 
• Design the solar array for an optimum voltage of 56 vdc (neglecting diode drops) in 
near-Mars space. 
• Design the battery to reduce the range of raw dc voltage. 
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Essentially. Option 1 proposes that minimal changes be made to the solar array and battery 
systems with the principal modifications made to the comitloning equipment, am Option 2 
proposes the reverse. In evaluating the relative merits of these options, it was concluded 
that Option 1 is more sensible for the following reasons: 
u. More extensive development efforts are associated with solar array and battery 
designs. 
h. Sizing calculations for the solar array and battery (see Section 4. 6) indicat~ that 
the MM '69 array area and battery capacity are suitable for the particular orbiter 
mission examined, and it is possible to consider their use in this mission. 
c. The implied changes to the conditioning equipment are not extensive in design 
concept and principally involve changes in the design of magnetic components. 
Thus, Option 1 was selected as the basis for further development of the design. The optimum 
voltage of the MM '69 solar panels then serve to establish the boost regulator output level 
and the input level of the inverters after proper allowance is made for diode voltage drops. 
As will be shown in the analysis of array sensitivity, Section 4.6.3.1, the optimum array 
voltage is 38 to a9 volts with a slight dependence on the sun distance after Mars encounter. 
This voltage takes the solar array isolation diode losses, (D) in Figure 4.1-1, into account. 
Allowing a drop of 0.8 volts through the main in-line diode (A) the nominal voltage required 
at the boost regulator output is about 37.5 volts. 
The MM '69 battery contains 18 silver-zinc cells in series. At a voltage limit of 1. 94 volts 
per cell, the maximum charge regulator output voltage is 35 volts which results in a drop of 
3 to 4 volts through the regulator during shunt regulator operation. This provides sufficient 
margin to permit battery charging in the near--Earth mode of operation with array power fed 
directly to the boost regulator input. In fact, during this mode of operation the relative array, 
charge regulator, and battery voltages are completely identical to those planned for the 
MM '69 system. 
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4.3 OPERATIONAL ~EQUENCE 
The operating characteristics of the power system as configured in Figure 4.1-1 are described 
below for the principal miss ion phases. 
4.3.1 PRELAUNCH 
After ground checkout and the transfer to internal power, the Earth/Mars mode switch is set 
in the Earth mode position. Battery power is supplied to the input of the boost regulator and 
to the raw power bus at the battery discharge voltage of about 25 to 30 volts. 
4.3.2 LAUNCH TO SOLAR ACQUISITION 
The system continues to operate on battery power. The solar panels are deployed sometime 
prior to the solar acqUisition sequence. They may be deployed during a solar occultation 
phase depending on launch and transfer trajectory parameters, and will cool to an extent 
determined by the length of occultation. If lower temperatUl'9S (possibly down to minus 2000 F) 
exist at the time of solar acquisition, the array will furnish power directly to the regulated 
bus through the main in-line diode (A) in Figure 4.1-1, with excess power dissipated in the 
solar array shunt transistors. Under this circumstance, the error amplifier signal prevents 
boost regulator operation. 
4.3.3 EARLY CRUISE 
Soon after solar acquisition, or possibly during the acquisition sequence itself, the panels 
will reach their near-Earth equilibrium temperature of around 1400 F. Solar panel power 
will be available at voltages lower than the regulated level and the system will revert to 
boost regulator operation. The array voltage is, however, greater than the battery charge 
voltage (35 volts maximnm based on an 18 cell battery with 1. 94 volts/cell for charging) and 
battery recharging can proceed through command actuation of the charge regulator. After an 
appropriate time lapse, on the order of 12 hours, the battery is fully recharged and the 
charger is deactivated by ground command. Failure to deactivate is backed up by voltage 
and current limiting controls of the charger itself. Beyond this the system operates in the 
normal boost mode. 
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4.3.4 MIDCOURSE MANEUVERS 
Assuming no partial illumination of the panels during maneuvers, the system operates on 
battery power identically to that described for the launch phase. With partial array illumina-
tion, not sufficient to ~atisfy the entire load, the array voltag{\ is drawn down to the battery 
discharge voltage and power is supplied in a sharing mode. With solar reacquisition, 
recharging is initiated as described earlier. 
4.3. 5 MIDCHtTISE TO LATE CHUISE 
About 2 months after launch, the increased sun distance will result in reduced panel 
temperatures that would permit transfer to the Mars mode of operation, i. e., transferring 
the Earth/Mars switch to the "M" uosition. This occurs when the steady state array voltage 
results in power transfer through the main in-line diode (A). The switch transfer does not 
modify system operation in any way at this time; in fact the transfer is made without any 
current flow througlt the switch contacts. The reason for the transfer is to avoid solar array / 
battery load sharinf~ during later phases when array power capability is limited. (fhis 
condition will be described later for such phases.) The time for switching to the Mars mode 
of operation is not critical as long as it is done some reasonable time before array power 
limitations are expected. The switch transfer is accomplished automatically with the CC&S 
subsystem with groWld command back-up. Note that in Figure 4.1-1 the Mars mode switch 
position eliminates the direct supply of array power to the boost regulator, eliminates the 
battery discharge diode, (B), to the boost regulator by shortcircuiting the diode, and introduces 
override capability to the charge regulator from the error amplifier. 
4.3.6 ORBIT INSERTION AND ORBIT TRIMS 
Assuming no partial illumination of the solar array during these maneuvers, the system 
operates on battery power. Raw power is supplied through the diode leg (C) of the battery 
discharge circuit and to the boost regulator through the second leg. Before describing opera-
tion during solar reacquisition at the end of these maneuvers, consider that the Earth/Mars 
switch is in the "E" position and that the solar array is marginally able to provide the required 
power under full illumination. To put some numbers on this, assume the net array demand 
is 380 watts and the array can produce 380 watts with some slight excess. During battery 
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discharge the array Is clamped at the battery discharge voltage at around 25 to 30 volts. As 
solar reacquisition proceeds, the solar array contributes an IncreaSing amount of current at 
this clamped discharge voltage. Only about 75 percent of the maximum power is available 
with operation at 25 to 30 volts compared to ideal operation at 39 volts. Figure 4.1-3 
Illustrates this by the comparison of power for a normalized voltage of 1. 25 corresponding 
to 39 volts and a normalized voltage range of 0.80 to O. 96 correspor¥iing to 25 to 30 velts. 
Thus, at the time of full solar reacquisition, the potential array power is unavailable and 
battery discharge continues. This condition may be corrected by a momentary boost of 
battery voltage, by a momentary load reduction, or by a Mars switch as described below. 
Consider now a similar situation with the Earth/Mars switch in the "M" position. Again 
during battery discharge, the array is clamped at the battery discharge voltage. The signifi-
cant difference is that only a small portion of the total power supplied passes through the 
battery discharge let through diode (C) to which the array voltage is clamped. This power 
is used by the raw loads am has a maximum value of about 115 watts. Thus, when the array 
power at 25 to 30 volts exceeds 115 watts, battery discharge through the raw power leg is 
terminated. With a further slight increase in array power, a step change in array voltage 
occurs to that level at which power is supplied through the in-line diode, (A), to the regu-
lated bus. With the step change additional array power is made available over and above that 
used by the raw loads. The system responds by a reduction in boost regulator power further 
reducing the battery demand. With further buildup of array power, the boost regulator output 
is first reduced to zero, battery recharge power is next made available and, finally, any 
excess array power is handled by the shunt regulator" The approach described above explains 
the need for the Earth/Mars mode switch, and its use eliminates the need for a share boost 
detector and share booster. 
4. 3. 7 MARS ORBIT PHASE 
Operation during this phase is similar to that described for Late Cruise. If solar occultations 
are encountered, operation is similar to that described for Orbit Insertion. 
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4.4 REDUNDANCY AND FAULT PROTECTION 
The use of redundancy for the selected system is identified on the more detailed block 
diagram of Figure 4.4-1. The various applications are discussed below. 
4.4.1 BOOST /INVE RTEH/ AMPLIFIEH GROUP (BlA) 
The principal application of switched redundancy concerns the functional group consi8ting of 
the following: 
a. Main in-line diode between the array and regulated dc bus (A) or (AI) in Figure 4.4-1. 
b. Boost regulator 
c. Voltage reference and error amplifier 
d. Shunt regulator amplifier 
e. 2.4 kHz inverter am clock 
A fault sensor monitors the performance of this group as shown on Figure 4.4-1 'lnd transfers 
operation to an identical group in regponse to the conditions indicated on Figut"e 4.4-2. 
This redundancy and fault sensor scheme are Similar to that used on the MM U9 sydem. 
Shunt voltage and battery current fault sensor monitors are tentatively added to identify a 
possible failure mode that might not appear as an output voltage deviation. This particular 
condition is simultaneous boost regulator and shunt regulator operation which results in 
inefficient system operation. If the boost regulator is drawing battery power, it is obvious 
that any shunting of solar array power is wasteful. The monitors are designed to deL~ct this 
condition which could arise from a shift in shunt amplifier characteristics or faulty response 
of the boost regulator. 
Several alternative schemes were examined in which functions were separately monitored 
and switched. As described in Section 5.2.6, the alternative schemes were more complicated 
(see Section 3.6) and none provided a sufficient reliability advantage over the selected 
approach. 
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ED ." IH.O 
ED <' 48.5 
ES > 1.0 VOLTS 1.8 > 0.5 AMP 1.5 SECOND 
-DELAY TRANSFER 
2.0 KHz> F > • 2.8 KHz 
NOMENCLATURE: 
ED: DISTRIBUTED 2.4 KHz VOLTAGE.+ 1.0 VOLTS 
NORMAL RANGE: 50 VOLTS RMS _ 1.5 VOLTS 
ES: SHUNT AMPLIFIER VOLTAGE SHUNT TRANSISTORS 
CONDUCT FOR ES' > 1.0 VOLT AND ARE FULL ON AT 
ES I"tJ 4.7 VOLTS. 
IB : BOOST REGULATOR INPUT CURRENT 
F: DISTRIBUTION FREQUENCY OF 2.4 KOz BUS 
Figure 4.4-2. Boost/lnverter/A lllplifier Fault Sensor Redponse 
The clock is considered as an integral part of the 2.4 kHz inverter. Clock failure sensing 
is identical to that used on the MM '69 system and is accomplished by sensing the voltage of 
a tuned filter at the output of the inverter. If this voltage decreases below a selected level, 
indicating mismatch of the driving and resonant frequencies, transfer to the redundant unit is 
initiated. For startup purposes, the inverter is designed to free run in the absence of a clock 
signal. After the clock is started the inverter operates at the clock fre luency. Thus, to 
detect a clock failure the free run frequency is set at a higher easily discriminated frequency 
(2 .. 8 kHz). The standby inverter on the other hand is set to free run at 2.4 kHz in the event 
of failure of the standby clock. This general approach can detect coarse changes in frequency 
that would result from discrete failures within the digital circuitry of the clock countdown 
chain. It is not appropriate for sensing small frequenc~l 8:., it'ts that might arise from ~,!ight 
changes in the crystal oscillator chai'acteristics. In this case resort to majority-vote logic 
or comparison with another frequency source of comparable accuracy would be necessary. 
Such techniques are probably not necessary since the dominant failur.e modes are probably 
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a. so fated with dit.~,~ rct(' pie purt failure. A more detal1{,rj xamlnatlon of this problem 
would IH' warranted during a Phas \ II >ffort. 
OJ"\\cral aIt rnativc!:) for d tecting ars'\ frequency changos w re examined but none appeared 
to off r s igntiicant advantag ov r the pr, s nt approach, especially in th H¢lt of its 
xi tir.~ development and hardwa r ) status. 
To pr' 'V "nt possiblc damag • to th BIA as f.& result of external load fnull , several protection 
["\3tur s arc rcqufr d. In parti ular, faHur of fU Red loads supplicd b th 2.4 kHz 
inv 'rtcr ,-ncur this requir mEnlo Th"\ tol r::1ncc in fuse performance may b s uch that 
inverter ratings might be danp, rously exceeded. For this reason a current limiting 
protective circuit is rec mmcnd I. C nvers ly, fuse ratings must be suffiei ntly mall to 
fall wit:hin th inverter curr nt limit capability. 
Th boost regulator may also require a current limit form of prote tior. against load faults. 
Such (aults may arise from failur s of th 400 Hz inverter, the only other load supplied by 
the boost regulator aside from the 2.4 kHz inverter. This need will depend on whether and 
ho N rE:.>d undaney is applied to the 400 Hz inverter (see discussion in S ction 4.4.2). 
Rcp:arding another possible interaction problem, several changes in the routing of signals 
bctwf:"en the 2.4 kHz inverter and ~ OO Hz inverter are suggested as shown on Figure 4.4-3. 
In the present arrangement, failur') of the 2.4 kH z power stage could result in the total or 
partial loss of a driving signal to the 400 Hz synchronjzer and could cause damage to the 400 
Hz inverter power transistor because regulated power is still applied. Although the 2.4 kHz 
inverter failure would be rectified by transfer to the redundant BIA ~ the 400 Hz inverter 
might be permanently damaged. By deriving the synchronizer signal from the clock or free-
run oscillator, this condition is avoided. The supply of clock and free-run oscillator power 
from the input side of the inverter rather than the output side provides further J.ssurance 
against thi ~ il"teraction failure condition. Note that failure of input power to the 2.4 kHz 
inverter also implies loss of power to the 400 Hz inverter and hence, failure of the latter would 
not occur. 
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POWER 4 ()() Hz 
---- PRESEN1 MM 'fi9 
------ . MOOlfo'lCATl0NS 
)( )( DE LETlONS 
I Figure 4.4-3. 2.4 kHz - 400 Hz Inve~"ter Interface 
I 4.4.2 400 Hz INVEP.TER (SINGLE AND THREE PHASE) 
The optional use of redundancy for this functkr, is indicated by the dotted line blocks in 
Figure 4.4-1. Since this inverter supplies specialized motor loads (gyros, scan drive), it 
was not possible to detennine tlle need for a rEXlundant Inverter without considering load 
redumancy. Thus, relative reliability evaluations, at the spacecraft system level, might 
indicate a nonredundant inverter with redundant gyros provides the best overall combination 
or vice versa. 
Reliability evaluation of the -100 Hz inverter indicated the synchronizer was the weakest 
element. As indicated i'1 ~ ,; ~L ~ ;"I ~J 5.2.9. a l l appropriclte reliability increase is possible by 
operating the synch1"OuL ' •. -: \·.,!; r (P." .. 1ng th~ periods of inverter power demand. The extent of 
circuit modificatiC'n~ ~h;." . f. , ,.: ' ue required has not been defined sufficiently to permit a firm 
recommendation. 
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Althollgh these questions cannot be re olved within the scop of this study, as they Involv 
spac craft y t m trad 0; ttl II s, s v ral ob (' rvati ns it r wo rth pomtlng out If r dundant 
inverters are considered. Firat, it ct R not appear ne sa ry to incorporate automati an-
t ard failur det ction and swit hov r. T 1 metry information and gr und c mmand 
switchov r are most lik ly 'uffici nt for this lmrpose. Th r a on for this Is that the inverter 
suppli s motor loads and w uld m I:;t lik ly fail at th tim of startup when curr nt stresses 
:11-0 high 'st. In th ca '0 f th gyros (3-phas pow r), til 'yare start'd many hours b fore 
th ir actual operatiunal us. It Is reasonable to aA um that an n c ssa~ switchov r coultl 
b acc mplished in 'uffi i nt time by ground c mmand. Thi' argu'TI 'nt is "v ~n m r 
comp lling if the gyros arc op ratc continuousl. uring the mis"'i n, a possihility sugg sted 
b the developm nt of high reliability air hearing gyros. inc the actual op rational 
periods of gyros during the entir mi sion arc extrem ly s mall, the likelihood of a failure 
during such period,:, would als be xtremely small. 
In th case of scan drive motor (single phas Ix>wer), the startup argument may not be 
valid since mota r startup and shutdown may be an inherent ope ralional characterIstic du ring 
a scan sequence. For an orbit r mission, loss of the: inverter during such a sequence would 
result in the los s of data associated with that sequence only--switchovcr by ground command 
would correct this condition for subsequent scan s quences. For a flyby mi.sslon, there would 
probably be insufficient time to make the redundant transfer by ground command, and for 
this specific case automatic on-board transfer might bo desirable. 
The implied avoidance of automatic transfer represents a desire to reduce complexity. As 
noted later in Section 5.2.6 concerning redundancy op+,ions for the boost/inverter/amplifier 
g" .. 'oup, fault sensors can become functionally complex and can very rapidly oor.tribute to 
unreliability. In the case of the boost/inverter/amplifier, automatic transfer was n{ :essary 
since only short power outage times can be tolerated by the associated loads. F')'" _he 400 Hz 
inverter, h0wever, the previous rationale provides a basis for avoiding automatic transfer 
in most caBes. 
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The ability to use grourd command swltchover dependa on the nature of the 400 Hz Inverter 
failure or Its associated loads. Open circuit failures do not present a problem in this regard. 
Short circuit failures, on the other hard, may jeopardize the r~st of the system because of 
sustained heavy current demands. As shown on the block diagram (F igure 4.4-1), the boost 
regulator could supply the current up to the point of its full duty cycle capability besides thai 
supplied by the solar array directly. Depending on th severity of the load fault, th boost 
regulator rating might be exceeded. If some form of urrent limiting Circuitry w re inst~l1 d 
in the regulator for Its own self-protection, it is likely that voltage regulation would not 
be maintained. Thus, until the fault were cleared, the system would be outside its n rmal 
limits. If the fault persisted, it is likely that transfer to the redundant BlA would occur, 
although none of the main BlA clements were faulty. 
Fuses located at the input of the prime 400 II z inverter (not the redundant one) could be used 
to alleviate this condition. As described in Sections 5.1. 4 ar .. d 5.1. 5, the fuse may be 
significantly oversized and stHI clear the fault in much less time than the delay time associated I with the BlA fault sensor. In other words, the BlA voltage deviation can be kept sufficiently 
short in time to prevent redundant transfer. 
4.4.3 CHARGE REGULA TOR 
Redundancy for the charge regulator is also considered in an optional sense. Because of its 
limited period or operation during the mission, reliability calculations indicate satisfactory 
values in comparison with other system functions. However, considering the guideline that 
no single piece part failure shall jeopardize system operation, redundancy might be applicable 
for this function. If redundancy is used, ground command control provides an adequate method 
of implementation as in the case of the 400 Hz inverter. Since the interim period between 
successive battery uses is appreciable (not less than 24 hours), there is no immediacy in 
transferring to the redundant charger. 
If a redundant charge regulator is used, an open circuit failure can be easily detected and 
correct9d by ground command control. A short-circuit failure can cause serious problems 
depending on solar array power capability at the time of failure. If the array power is only 
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slightly greater than the load demands, its current will flow through the shorted regulator to 
ttl boost regulator input. Any excess current would go toward battery charging. If tt.e array 
excess \s large, the rate of overcharging would be accordingly high with pos81bl~ damage to 
th battery. Again. a fuse at the charg regulator input could be used in this situation. 
Aside from the question of redundancy, the re ommendec1 charge regulator design itself 
incorporates several backup features. As mentioned, the charger Is turned off after full 
charge is reach~d after each battery use. This i accomplished by ground command control 
upon interpretation of telemetry information. Failure to t~m the regulator off is backed up 
by circuit (ea ures which reduce the charge voltage to a level correpsonding to th hatt IY 
op n circuit v ltage after full charge i reached. This reduces any subsequent ov rcharge 
stress. This feature is deocribcd in mo re detail in S ction 4.7.5. 
4.4.4 SHUNT REGULATOR 
n dlmdancy is sep&.rately considered below for the shunt amplifier and shunt transistor 
dissipative portions of the shunt regulator. 
4.4. 4 .1 Shunt Am liCier 
A described earlier, the shunt amplifier is included as part of the boost/invertcr / ampUficr 
group (s~e Section 4.4.1). An alternative to block redundanc} was the use of mu1tiple units 
such that the loss of array power assoc iated with Borne failures, ould be tolerated. Of all 
the logical combinations, shown in Table 4.4-1, all but the first three were discarded 
because of the requirement for either failure detectors for each amplifier or additional 
telemetry and command capability to remove failed elements. 
Table 4.4-1. Alternate Number of Amplifiers 
No. of Amplifiers 
1 
1 of 2 
23 of 24 
3 of 4 
6 of 8 
9 of 12 
4 ~u 
1 
A relative rellabillty and w light (' mparls n for th thr 
4.4-2. 
lc('ted cascs Is shown in Tab 1 
Tabl 4.4-2. No. f AmpliIi r Evaluatcd 
-
T tal N • of Amplifi r No. of Amplifi I' S Weight H liabIlity 
R quir d (1 h) (AmpHfi rs 
1 1 0.64 O. 994 L • 
No Heduman('y 
2 1 1. !)O 0.9999 
Block Redundancy 
-
24 ~ :j :3 • 0 0.9!Hl 
Cooperative Multi -
Chann I Redundancy 
--
I n cause of its hi gh r r Hahil it, an I th onv'ni nee of incorporating it into th boost / 
inverter / a mplifi r group, th ) blo k rooundan y approach was ado ted. 
4 . 4. 1.2 Shunt Heg~lat r:..I.ran, i t~r-.:.. 
nly ) 
R dundancy for thf' shunt tran 'ist r , wh ich form the pow r dissipation ... ection of th '\ shunt 
regulator, i pro vided by their multip} u, at th partial tap points of the 24 olar arra 
R ti ns . One trans istor is used p r s ction. 
onsid ~ ring trans istor opcn lir uit failur . , redundancy 1 implied in the facl that 'ix sUf!h 
failures could occur without affecting sy t m r ~l1ation. Thc analysi . leading to thi s con-
('!us ion is described in cction 1. .4. 4. 
Considering short circuit fa~lures, red~mdancy is implied in the fact that the associated loss 
of array power is restrict d to tho se secti ns with th6 failed transistors . The use of 
resistor isolation at the base of each transistor prevents any effect to the remaining 
* AB de sc ribed in Section 5 . .... . 5, the failure rate for the shunt amplifier is 0.090 5 /1000 
hrs. F r a 6500-hr mission , this is equivalent to the reliability of O. 9941 as shown. 
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tr : \Il ~ i ~ t() n .. ; . Th' hHiS of ( nl' of thl' ~4 !-H' ,lion, app ars ac ptahle in terms of th a rra~' 
Ill : r~i n l ,'tilllat d in S('l'ti n ,I. (i and i. ' th r 'for U." 'd for th r ' liahility an~dys ',' in S' ' l l 
.) . ~ . ~ :tnd .) .~.7. 
An attr:t('tiH nwthod for d' rasing the pl'()habilit~1 of pow r IOL S du to lranL' i. ' tc'r' s hort -
' ir 'uil failures, th e mos t lik ly failur mod's, is US \ two s ri 'S tran ' istor ' f01~ ach of 
thl ~ · I array I'i \ ti m' with a mm n driv 'ircuit as • h wn in Figur 4.4-4. A sh rt ir uit 
fail J L of ' ith 'r iranAisto r Ali II P rm it. prop r op rali n and would n t r s uIt in th AS of 
P )w r of th a li!; ' iat 'd array Ii 'lion. 'I'h i sc i r(; uit wac brief! xam in«1 in th \ I a 1>0 ratory 
\ ith satisfa 't ry l' 'liultR. Short. 'ir 'uit failur . w r' imulat t for a h trans iRt r and in 
:l h 'a Ii mpanion trans i ~ to r p 'rformcd IJroP rly. Sinc th' add iUonal tram; i ,to rs 
\ uld m an a w ighl p nalt~' f about I.!) P und , it was d fded to def r th 
approa h P rltt ing fu rth r valuation during a pos ihl Ph:Js n ffo rt. 
,I. ,I. !) J) ~THIBl TI N 
lion of thi 
Thi s fun ,4 ion 'ontains th nume us relays, rcla driv rs, and fault protection devices 
a ' 8 ' jat d with 1.h di s tribution and c ntrol f power to th various load • 
AnHAY 
I'ARTIAL 
TAP ~--.., 
FROM NE SECTI !'J 
Ql 
Q2 
SHUN AMPLIFIER 
o 
CUlC IT DIAGRAM 
I 
L. --:---0_ 
Ql 
N HMAL 
Q2 
QI FAILED 
SII RT 
EQ IVALENT IRCUITS 
Figure 4.4-4. Piece Part Redundancy of Shunt D issipator Transistors 
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In the scns that pow r dl trlbutlon d Ign lnvolv m ny syst 01 Int rfa , It wa not 
po slbl to d t rmln wh and how Ap cUI r undan y f atur 8 hould b appll . Inst ad, 
as d crlbcd in S ctlon G. 1. :t, g 'n 'ral guld lin s hav n IH''')vldcd for a hi~ vlng f){\xlbll1ty, 
ommand input r undan y, n )ISt' Huppnssi nand oth r d slrahl{\ di tributl n hara('t( rlattes. 
p clfl r' omm hCtations ar not ,t forth at this tim aR Implt'llH'ntati n ot :-;01)) r th H 
guld lln sh uld b predicated on \ aluation r various hardwar \ d Rigns during a Phus \ II 
ffort. 
4.4.6 BATTEHY 
onsid rlng r • rv apa ity aH a f -01 of r dundancy, th hatt ry l'sod in th · l\1 M 'n u p w I' 
ay t m Is also adequate for th shunt ,'ys t m. As Indi at d in the syst '01 sizing ana lysis 
( cction 4.6.1), th maximum d 'mand is fJ90 watt-hours requil'('d during ruit In<' 'rti)n 
which repr's'nts a 47 per 'ntd'pth ofdl charg for th batt 'I)' whi his 'ons ·rv .... ti cl, I rated at 1250 watt-hours. 
I Assuming that th u of two batt ri s of th MM '69 typ would h prohihitive from a 
wight tandpoint, there is th pos'ihilit, of u "ing two small r batt 'ri s a 'h having half 
I 
t 
I 
I 
I 
th capacity f th MM 'G9 hatt rye This might provide Hom r ' liabilit, advantag in that 
energy demands could ,till po 's ibly h' fulfill d if one of th ' hatt ri 1"; failed cata trophi 'all . 
Th r are, of cours • c rtain drawback in this aiJProach: 
a. 
b. 
erall batt ry weight would b incr as d by about 10 to IfJ per nt. 
A s cond charge regulator would b required a long with a ditional command and 
telemetry channels. 
Most irnportant--advantage could not be tak n of th long d v lopment, manufactur-
ing, and test experience associated with th battery c lIs u cd on the MM '69 battery. 
d. Catastrophic battery failures arc generally associated with time dependent 
electrochemical phenomena. There is no reason to believe that the use of two 
Latteries would suffer less in this respect. Certain catastrophic failures might 
r~s\11t from faulty "'1anufacture, but it is reasonable to assume that these would 
be detected throu\, .. l quality assurance test programs. 
4-23 
1 
f r th ahoy rea80nff, th U8 of pant small r batt rl do not appear warrant for 
the principal orbiter rni 810n tudlod In thl progr~m. 
4.4.7 S LAR AHRAY 
Hedundan y Is Inh'r nt in olar array d'r.ign in that multlpl urr nt paths ar provid in 
the vent of individual solar "11 failur . Th too d sign Is ba cd on using th MM 'G9 
olar pan Is which incorporat s au h f atur 8 along with multipl solar ell string isolation 
dlod 
4.4. PIE E PAHT VERS S BLA 'K B<. X HED NOANCY 
A. id from th block redundanc (bla k box redundancy) approa h discuss i thu . far, pi ce 
part redundancy within ompl x ir 11it function provides an ther approach for In r :lsing 
r HabUit. Th principal aC1vantag of picc' part redundancy is th potential elimination of 
fault sensor and switchover fun tion . Its principal disadvantag s arc: (a) added pow r con-
umption, particularly wher quad arrang ments ar used, (b) th difficulty of applying such 
t chniques various circuit I ,mcnt, and ( ) th difficulty of t sting ( • g., det rminlng If 
on diod of a parall I pair i open. 
Th black box redundancy approach has b en selected as th most practical appron h during 
this Phase I y tern level study. It is antieipatoo that additional system reliability impr ve-
rn nt an be ach ieved at the circuit level, by usc of ·elccted plec part redundancy, during a 
Pha II detail design activity. The En rth- Mars mode switch, for example, is an obvious 
cand idate for piece part redundancy. ~"\J rth r discussion of piece part redundancy is included 
inS ction5.2.9.2. 
4.5 DISTRIBUTION 
An impo rtant distinction between flyby am orbiter missions concerns the time criticality of 
providing power for science loads. In a flyby mission there is a limited time period associated 
with planetary science data aLquisition , while in an orbiter mission, of course, this period 
is extended many times. 
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This dlff r n B th m anH of pow 'r dl trlbutton to th H' H'i n 'I ad . In th 
flyby caB"" it I It n rully ad uat to 'onHid 'r u minimum num} r f l)()w(.'r ontrol Hwitch( Ii 
for th sci n in th(y urt' r~uircd to 0» nit mOrt'or I'HM simultun \.Iuslv. In 
th' orbit r us', it is (>OHHlbl ,to 'or Id 'r that th(' HclC'n(' , J(tanH n ('(j r It op('rah' Hill (Itun -
u Iy in whl h cus' s parat pow'r 'unlr I wit'h would h USNt. 
Th r ur 8 v 'ral p t ntial a ivanta~t\H In this appro:t 'h' 
u. Pt.'uk d 'mama ' uld he r('due d avoiding P AHIIlI \ d 'pc..'ndc.'IH.' t.' on hall n pow'r, 
A Ithough the sol: I' a l' ray power app 'ars a.d funt to I' HI nlu ltam'ouH Hel n lo~. 
OJ) ration (s ' .. ' lion I. (i), th' situation upp arA marginal at In '1'"":18('(\ HlIn 
distanc ·s. By using ~i('parat· Awit h Ii with s I 'n ' , load s qu 'nl'ing, It iH pUHHlll1 " 
In ff t. t in l' ('tHH' th{' margin of th ... ' sy.,t 'nl and provld 'in I' as d oJ) · rational 
flexihility. 
h. Th us of s parat swlt hing J 'rmits th consid 'ration of r B ttahl load fault 
prot' 'tion. An approach for ~,c 'omplishing this is shown on Figur' 4.4 - 1. FirHt, 
'0:1 'rning riU 'al ngin 'ring loads (AI , ' ~&S, FC , ctc.) th us of fa'ilt 
prot lion is not con.' id r I on the basis that any dcgr of mission sue 'ss d p 'nds 
n th se load ' and th '1' fo I' , fault prot tion is of no u ' 
Th loss of any singl S 'j n \ load, on the oth r hand, docs not Impl total mission IOSH 
and th ref 1", fault prot 'cllon may 11, appropriat . A ' shown In Figur 4.4-1, th curr nt 
a" s elated with th \s load pasHf.' through an v I' 'urr 'nt ticnsor. A sev I' fault in an. 
singl noncritical load would ::tus all f th asso fated pow r contr I relay to trip to their 
res t p iUons. I 'olation f th \ slw 'ifi 'fault an h a hiovod h. att mptlng to s t each relay 
individually r p Bsilly through int rpr tation of the s I'n 'loa t I ' metry infor.lallon. f 
course, it, is p sible to emplo s parat· vor urr nt trips for a h load. Th use of the 
singl trip is only L uggested as a mean f a '/& il\ving conomy when, in fact, the use of 
several uch trip might b mol' appropriate, especially from a reliability standpoint. 
The size of the loads protected by any ingl' 0 ercurr nt trip is limited by the ov rload 
capability of th main inverter and this will influenc the number of trips that sllou,ld be used. 
Thi i es ribcd in clion :>.1.5. 
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A hown on f 19urc 4.4 - I, th r p t po IUon of th ct nc load lratrodu ub titul ' h ut r 
loads. Thl r n ts th appro'\'h u cd on th MM '69 Y tern. It Is pr sum that thl was 
d n to tak onv r.~ nt advantage of the back onto ts of th load ntrol witch, avutdlng 
th n ro for orldlttonal r lays aoo harn 88 s. Sinc th 8ugg At OV rcurr nt trip tram~f rs 
th e switch A to th Ir r s t posltionA, It Is n c sary t provld' fused fault prot \ tI n for the' 
h at r s as \ 1' s done on th MM '(i9 sy~t m. As d s rlbcd lat r in S lion G.l. 5. I, th' fUR 
ratings m\JRt h( • I ctod to pr v nt OV 'rlonding of th main Inv rt r. With this ns traint, 
it may h \ n c ssary to U s~v ral small r h at r . I m nt I ach A parat I) fu" d, in pIa 
of a s ingl larg r 'I m nL 
A major drawback l th us' of additional clenc switches is th n . :ooHiity for additional 
'ommand capability. Th tract studi A to uss AS the pot ntiaJ Rain V '1' " H cost is ('SH ntially 
a spa raft sy t m qu tion and b'lyond th scope of thi s study. 
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4.6 PERFORMANCE 
4.6.1 SIZING ANALYSIS -- RECOMMENDED SHUNT SYSTEM 
The sizing of the system elements is basoo on the load requirements and mission time factors 
described in Section :1 and the block dlagram in Figures 4.1-1 and 4.4-1. Table 4.6-1 shows 
t the procedure used in determining the power handling requirements for the system equipment. 
I 
t 
This procedure is reviewed below: 
The miss ion phases are shown as the column headings of the table. 
Lines 1 and 2 Hst the time duration associated with battery demand periods only. 
Lines 3, 6, 9 and 14 list the summed totals for the types of distributed power taken 
from Table 3-1. 
Lines 5, 8 and 11 list p(\wer input at the associated inverters using the inverter 
efficiency data shown on Table 4.6-2. 
Line 12 represents the input to the 400 Hz inverter diode, (F) or (F i) in Figure 4.4-1. 
Line 13 is the total regulated bus demand. 
Line 16 is the input to the propulSion system regulated converter which is obtained 
by dividing the output of Una 14 by the efficiency factor of Hne 15. 
Line 18 Hsts the boost efficiency data from Table 4.6-2 based on Hne 13 demand 
for a battery discharge condition. As soown, boost operation is implied only during 
battery demand periods. Although the boost regulator may operate during cruise 
in the Earth-mode switch pOSition, this is not considered in the calculation since it 
does not represent a power Umiting condition. 
Line 19 lists the demand at the boost regulator input. 
Line 20 lists demand at the battery terminals associated with the boost regulator 
and raw loads. A diode drop allowance of 3 percent is made for the raw loads. 
Line 21 calculates the associated watt-hour demand based on Hne 1 time durations 
for the launch, maneuver, orbit insertion and orbit trir.l phases. 
Line 23 calculates the regulated converter watt-hour demand based on the Une 2 
engine bum-time durations. 
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Table 4.6-2. Power Subsystem Output and E fficiency Data 
PW1 12.50 25.00 37.50 50.00 62.50 75.00 67 .50 
EFI 0.560 0.660 0.710 0.145 0.775 0. 805 0.833 
PWI 137.50 150.00 162.50 175.00 187.50 200.00 
EFI 0.887 0.903 0.903 0.909 0.912 0.915 
PW2 4.00 5.00 6.00 7.00 8.00 9.00 10.00 
EF2 0.650 0.680 0.710 0.738 O. 758 0.775 0.790 
PW2 14.00 15. 00 16.00 17.00 18.00 20.00 
EF2 0.828 0. 835 0.840 0.846 0. 850 0.&60 
PW3 4.00 5.00 6.00 7.00 8.00 9. 00 10.00 
EF3 0.650 0.695 0.730 0.760 0.780 0.793 0. 804 
PW3 14.00 15.00 16.00 17.00 18.00 20.00 
EF3 0.831 0.836 0.840 0.843 0.848 0.850 
PW4 20.00 35.00 50.00 60.00 75.00 85. 00 95.00 
EF4 0.585 0.670 0.758 0.775 O. 797 0. 809 0.819 
PW4 135.00 150.00 175.00 200.00 225.00 250.00 
EF4 0.840 0.842 0.842 0.842 0.842 0.838 
PW5 20.00 35.00 50.00 60.00 75.00 85.00 95.00 
EF5 0.600 0.680 0.765 0.782 0.803 0.817 0. 835 
PW5 135.00 150.00 175.00 200.00 225.00 250.00 
EFr. 0.863 0.870 0.876 0.880 0.880 0.880 
PW6 20.00 35.00 50. 00 60.:>0 75.00 8, 00 95.00 
EF6 0.620 0.700 0.773 0.788 0.810 0.1125 0.838 
PW6 135.00 150.00 175.&0 200.00 225.00 250.00 
EF6 0.870 0.876 0.883 0. 887 0.887 0.887 
PW7 20.00 35.00 50.00 60.00 75.00 85.00 95.00 
EF7 0.870 0.870 0.870 0. 870 0.870 0. 870 0.870 
PW7 135.00 150.00 175.00 200.00 225. 00 250.00 
EF7 0.870 0.870 0.870 0. 870 0.870 0.870 
EFL 0.970 
- -
Power Subsystem Notation 
One Main inverter (2.4 kHz) 
Two Attitude control inverter (400 Hz, 3~) 
Three Single pb&se inverter (400 Hz) 
Four Booster regulator - battery 
Five Booster regulator - solar power - near Earth 
Six Booster regulator - solar power - near Mars 
Seven Reguhted converter (28 vdc) 
- -
100.00 112. 50 125.00 
0. 853 O. Stl :- 0. 577 
11. 00 12.00 : :' .00 
0.800 0.510 0. 520 
.. 
11. 00 12.00 13.00 
0. 814 0.820 0.827 
105.00 115.00 125.00 
0.828 0. 833 0. 837 
105.00 !15.00 125.00 
0.840 0.84 8 0. 857 
lOS. 00 us. 00 125.00 
0.848 0. 857 0.865 
lOS. 00 us. 00 125.00 
0. 870 0. 870 O. B,O 
I 
- - -- -- --- -----
___________ -----1 
<# 
L tnec 24 and 2!'; calculate the power system losses in watt-hours for the raw and 
boost regulator Input and for the regulated converter. The power loss allowances, 
as summarized at the bottom of the table, include a 1 percent loss in th~ power system 
harnessing plus the fixcd losses associated with the fault sensor, boo~t staDclby 
and shunt amplifier standby. Note that the boost standby loss does not apply when the 
boost regulator is operating (e. g., during battery discharge). 
Line 26 Is the total watt-hour demam Includbg all lossep. 
Line 27 lists the battery recharge watt-hours relative to the discharge watt-hours 
of Hne 26. The 1. 77 factor i~ based on u relative cha r ge to discharge voltage ratio 
of 1. 94/1. 45 and a 32 percent excess current capabiHty to take account of ampere-
hour efficiency and current tapering near the end of the recharge cycle. Thus, 
1. 94 
x 1. 45 1. 32 1. 77 
Ignore lines 28, 29 and 30 for the moment and consider array power requirements 
without battery reeharg power. This is shown on the left subdivision oi the columns 
below line 27 for the mission phases associated with solar array operation. 
Line 31 indicates requi red output at the raw array bus which includes the raw 
demand (item 17) plus regulated demand (item 13) with allowance for loss through 
the main in- Hne diode. 
Line 33 lists the net arl'ay output requirements accounting for the power system 
losses of line 32. This is the power requirement reflected to the array side of the 
isc tation diode. As indicated, the highest demand not incllJding battery recharge 
is 3 ~ watts associated with the TV sequence phase. This value estabHshes the 
minimum array power requirement assuming the battery is not used to satisfy this 
peak load condition. This is a desirable objective in that battery cycling is avoided. 
The problem now is to determine how much additional array power, if any, is 
required to satisfy battery recharge. 
Returning then to line 2 , refe r fi rst to the "Playback Far Encounter" mission 
phase. The study guidelines irdicate that at least 24 hours will elapse befor~ an 
Orbit Trim maneuver is initiated subsequent to Orbit Insertion. It is assumed that 
the acquisition of science data will be highly desirahle during this period. This. 
pertains to the 't'fV Sequence" phase which will occur over an estimated period of 
one hour during p~riapsis passage. Two sUI ,h sequences will occur during the first 
24 hours assuming insertion into a 12-hoUT" Earth synchronous orbit. Thus, with 
no battery recharging during the TV sequences only 22 recharge hours are available 
as shown on line 28. 
Proceeding down the right-hand subdivision of the "PlaYlJack Far Encounter" pmse: 
Line 29 identifies charge power at the battery input terminals. 
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Line 30 takes account of charge regulator losses. Since a series dissipati ve 
rerrulator is used, the ratio of power input to output is identical to the input/output 
voltage ratio. The 35-volt. out .. 'ut corresponds to the battery charging voltage for t.he 
18 cell battery using 1. 04 volts/cell. Th~ 38. 3-volt input makes allowance for the 
main In-l1n~ diode (A), Figure 4.1-1 or 4.4-1, drop to the reg\uated bus at the boost 
regulator outpUt. 
Lines 31 and 33 are as described previously with allowance made for the charge 
power. 
The indicated array power rt;quirement for the ''Playback Far Encounter" phase is 37 watts 
and, therefore, no additional array capability is required ovel' that determined for the "TV 
Sequence. " 
The "Playback Far Encounter" phase is the only one assumed to occur between Orbit 
Insertion and the first Orbit Trim. Other lower power modes may occur during this pe;-iod 
and advantage may be taken of the additionally available charging power. The 47. watt 
recharge r~te corresponds to :l f!urrent of 1. 4 amperes. For the 50 ampere-hou r' l it ver- zinc 
cells uped, it is safe to use a 2-ampere charging rate and thereby achieve a more rapid 
recharge. This is the levF 0 which the eharge regulator would be set. The preferential 
inhibit of charge power in the shunt system discussed previously m kes this possible \'.;\thout 
incurring performance penalties. 
Using the requi red 1. 4-ampere rate (as distinguished from the 2-ampere setting) on the 
charge regulator, it is now possible to examine its "ffect rluring other mission phases. First, 
subsequent to launch, a 14-hour period is required for recharging as shown on line 2 for 
the "Cruise" phase. Charging periods are also checked for the mission phases beyond 
"Orbit Trim." These cases are checked to URsure that recharging can be accomplished 
within a 22-ho'~r span with the same criterion in mind as between Orbit Insertion and Orbit 
Trim discussed earlier. In this instance, the criterion is that two Orbit Trim maneuvers 
could occur no closer than 24 hours apart. Again, allowant:e is made for two, I-hour TV 
sequences. As shown, '"one of the recharge times exceed 22 hours and therefore the 1.4-
ampere rate is adequate. Note that it was necessary to reduce this rate slightly during the 
ffPlayback ATR" phase in order that the 382-watt array power requirement cannot be 
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exceeded, but even in th18 cas sufficient recharge time is avallable. Again the charge 
power is preferentially reduced in response to llmited solar array capabi.Jlty. The ''Playback 
Am" calculatlOn shows that Its higher power level could exist during the entire 22-hour 
period, although, In fact, it will only lust about 2. 4 hours. 
4.6.2 SIZING ANALYSIS -- M M '(}H POWER SYSrfEM APPLIED TO THE MARS OR BITER 
PROFrLE 
Tanle 4.6-3 shows system slzinl! calculations adapting the MM '69 system to the Mars '71 
load prof He. This is done as a means of compa~lson with the recommended shunt system. 
The calculation procedures arc sf mllar to those descrlbed for the shunt system with minor 
differences as noted on the table. 
The key items affecting solar array sizing for the two systems occur at phnse no. 11, "TV 
Sequence:' The MM '69 system requires 410 watts and the shunt system requires 382 watts. 
Hence, for an Idfmtical solar array for both systems the more efficient shunt syst::-' would 
provide an additional 28 watts which is approximately a 7 perce . 'Tain in useful power. 
4.6.:1 PERFORMANCE COMPARISON OF MM '69 AND SHUNT SYSTEMS 
4.6.3. 1 Solar Array Margin Comparison 
In a shunt regulated system, power is taken from the solar array at a f.\xp;d voltage level. 
To examine the sensitivity of avallable array power at fixed voltages to array performance 
uncertainties, two extreme cases of voltage-current prediction were examined. Both 
conSidered the use of the MM '69 solar panel design. 
Case I 
The assumed conditions used in this V-I prediction are listed in Table 4.6-4. The resulting P- V 
curves are shown in Figure 4.6-1 and were generated with the aid of a solar array prediction 
computer program which is briefly described in Section 4.6. 3. 2. The r' ~ated temperature 
profile is shown on Figure 4.6·2 and is based on thermal radiation energy balance 
o 
considerations using a starting temperature of 60 C at 1. 0 AU. 
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ASSUMP'J IONS 
• ARRAI TE\lp· 60°C (a 1.00 AU 
~OO • TEMP. VARIATION PER FIGURE 4.6 - 2 
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600 
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f-c 
f-c 
< 500 ~ 
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ARRAY VOLTAGE (VOLTS) 
Figure 4.6-1. Preuicted Mariner '69 Solar Arr(JY P-V Curves 
I 
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r!gure 4.6-2. Solar Array Temp 'cature Versus Sun Oistanc> {or Two Different 
Tempe ratures at 1. 0 AU 
Case II 
The assumed conditions for this 'aBe are also soown in Tabl' . (j-4. The sif.,'llificant 
difference is the hif.,rher value of t 'mr rature at 1. 0.\ , The cr)r dervati'3m associated with 
using this higher temperature (lGoC increase) is considered sufficient to permit removal 
of estimated short-ci reu it cur rent degradations. The resl': cing p- V cu rves are S~10wn on I Figure 4. fi-3 and the associated temperature profUe on Figure 4.6-2. 
I The two r~sults represent different approaches in accountir.g for performance uncertainties. 
Although disagreements may exist on the absolute values of temperatures and deg-cadations I used, it is more the intent here to explore the power/voltage sensitivity for extreme 
conditions. 
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Table 4.6-4. As sumed Conditions for Array Performance Analysis 
~ 
Case I Case II 
"-rray Temperature at 1. 0 AU 600 C 750 C 
*Radiation Damage Short-Circuit Current 0.966 0.966 
Loss Factor I /(1 ) 
sc sc 0 
Short- Circuit Current Loss Factor due to 0.90 1.00 
Misc. Losses and Uncertaintl~s 
Total Short-Circuit Current Loss Factor 0.870 0.966 
*Radiation Damage Open-Circuit Voltage 0.982 0.982 
Loss Factor V / (V ) I 
oc oc 0 
*20-mil cover glass after 9-months, based on the data contained 10 Section 
VOY -D-340, Appendix A of the Voyager Task D Final He ort, DIN 67SD4379, 
16 October 1967, performed fur the Marshall Space Flight Center under MSFC 
Contract No. NAS8-22603. 
- "' .... 
Plots of the two cases are shown on Figures 4.6-4 and 4.6-5 in terms of power margin 
for the shunt regulated system and the MM '69 power system. These margins are based 
on the maximum array demands computed on Tables 4.6-1 r . 4.6-3: 382 watts ;or the 
shunt system and 410 watts for t.he MM '69 system*. The margins for the MM '69 boost 
system a re independent of the array voltage since the boost regulator efficiency is 
relatively unaffected in the voltage range shown. 
The lower demand of the shunt system results in greater margins, though over the limited 
voltage ranges. To determine the most suitable voltage, cross plots of these margin Cl&TVeS 
are shown in Figures 4.6-6 and 4.6-7 for each solar array prediction case. Considering the 
case I cross plot, it is apparent that operation at 40. 5 volts would provide power out to the 
greatest sun distance at 1.58 AU. However, by c!'oss checking this voltage for the case II 
cross plot, it is seen that marginal performance would occur at 1.4 AU. By backing off to 
* Although there are higher loads, they occur at smaller AU distances and are not the critical 
sizing loads. 
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39.0 volts, this condition is avoided with only a slight penalty in the maximum AU capability. 
At this voltage, the ~hunt syste m has a margin of about 30 watts at the AU values at which 
the boost system marbrin is zero; 1. 51 AU for case I and 1. 575 AU for Case II. 
- . 
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Figure 4. 6-6. Case I - Shunt and Boost System Array Margin 
On the above basis, 39 volts was selected as the array operating voltage. By examining 
the cross plot curves, it is seen that voltages down to 37 volts would provide margin. On the 
high side, 40 to 40.5 volts is the limit considering the penalty at 1. 4 AU for case II. 
For the orbiter mission, orbit operations are expected to last for 90 days after encounter. 
For estimated arrival dates in 1971, operation could continue to a sun distance of 1.58 AU 
as shown on Figure 4.6-8. As shown in the array margin plots, zero margin occurs at 1. 57 
AU and 1. 64 AU for the array prediction models used. It is therefore judged that the 
shunt system would be adequate fr r the particular orbiter load profile studied using the 
MM '69 solar panels. 
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4.6.3.2 Other Margin Comparisons 
Besides the array power margin discussed earlier, an additional advantage can be identified 
for the shunt system relative to behavior at array margins of zero or less. With zero 
margin in the MM '69 system, a slight load instability results in array /battery load sharing. 
The share boost rectifies this condition momentarily, Lut the load sharing condition will 
reoccur if the initial zero margin conditions persist. This undesirable form of system 
cycling will continue until either the load is reduced or the share boost is inhibited. In the 
latter situation, power is supplied stably tho14gh inefficiently. As noted in :In earlier discuSSion, 
about 25 percent of the array power may be unavailable in this circumstance and therefore, 
the battery provides the power deficit. 
In contrast, the transition through zero array margin occurs smoothly in the shunt system. 
No system instability occnrs and the full array capability is utilized. 
This difference has important ramifications during such periods as the TV sequence phase. 
For example, assume the array can produce 380 watts as against 382 watts required during 
a one hour TV sequence pass. '~'te MM '69 system will assume a load sharing mode with the 
array providing about 286 watts (7!1'Jf of 380) and the battery providing 96 watts for an energy 
drain of 96 watt-hours. The shunt system battery will only have to provide about 3 watt- hours 
allowing for the boost regulator inefficiency and even ignoring the initial !ligher array margin 
of the shunt system. In the MM '69 system case additional battery cycling is incurred 
besides the fact that array recharging power is required. 
A related advantage concerns al10wable battery charge rates in both the MM '69 and shunt 
systems. As noted in the sizing calculations, a charge rate of 1. 4 amperes is required. 
A higher setting of 2 amperes is used in the shunt system to per,nit more rapid recharge 
when excess array power is available; it is automatically reduced when array power is limited. 
If this higher limit were used in the MM '69 system under similar array limited 
circumstances, a sharing mode of operation woul<.: result with the associated loss of array 
power mentioned earlier. Thus, in the MM '69 it is potentially dangerous to use too high a 
charge rate for reasons of possible system instability. In the shunt system the limit is 
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dictated more by battery recharge characteristics. Thus, in general, faster recharging is 
possible with the shunt system. This may have particular significance in the interim recharge 
period between orbit inserthm and orbit trim maneuvers. 
4.6. 3.3 Array Prediction Teclmique 
The basic data required to predict solar array performance as a function of sun distance are 
(a) measured voltage-current characteristics (V-I) of solar cells perferably at 1 sun intensity 
and various temperatures, and (b) temperature-sun distance history. Figure 4.6-9 shows a 
typical set of voltage-current characteristics at various temperatures for Heliotek, 2 ohm-cm, 
NIP cells. * Through curve-fitting techniques, these data are stored in a computer program** 
which can produce the necessary V-I data for any interpolated value of temperature. 
The program also produces adjusted V-I curves in response to series and parallel multiplying 
factors, adjustments in short drcuit current, and adjustments in open circuit voltage. Each 
of these is described below: 
a. Series and parallel multiplying factors. This is a straightforward multiplication of 
current for paralleled cells and voltage for series cells. 
b. Short-circuit current adjustment. The short-circuit current at a particular 
operating temperature and 1 AU is adjusted by a multiplying factor which normally 
includes the following allowances: 
• 
• 
• 
• 
Filter transmission loss 
Radiation degradation on short-circuit current 
Sun distance (AU)-2 
RMS loss and contingency factor which includes: 
Manufacturing loss 
Measurement uncertainty 
Micrometeoroid erosion 
Ultraviolet effect on filter 
Random cell failure 
*Ralph, E. L., ''Performance of Very Thin Silicon Solar Cell, " presented at the 6th Photovoltaic 
Specialist Conference, March 28-31, 1967. 
**Computer listings for the GE Time Sharing System were supplied to JPL on this study, 
although these programs were not developed on the study. 
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Figure 4.6-9. Voltage-Current Characteristics for Heliotek, 2 ohm-cm, NIP Solar 
Cell, 3.9 cm 2 active area, 140 mW/cm2 
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'i'he predicted V-I characteristic is obtained by translating the 1 AU bare cell 
characteristiC' to the adjusted value of sool't-circuit current. This translation is 
not purely in the current direction, rut also slightly in the voltage direction to take 
account of a series resistance effect. The method for estimating this effect is 
shown on Figure 4.6-10. Measurements taken on unilluminated cells show that the 
diode characteristic shown on the left quadrant has the same basic shape as the 
illuminated V-I characteristic at 1 AU rut is shifted higher in voltage by an amount 
Vs equivalent to the short-circuit current at 1 AU times Rs the series resistance 
effect. This effect is temperature sensitive and for the Heliotek cells c iteu has 
an average value of about o. ~G ohms. Th ugh tho effect is small, the computer 
program takes it into account by translating the V-[ shape along the Rs line to the 
adjusted value of short-circuit current. 
Open circuit voltage adjustment. This is a direct translation in th v Itage direction 
to take account of radiation degradation of voltage. 
Other features of the program include allowances for protective diode voltage drops and 
non-normal solar incidence angles. 
In applymg this program to the MM 69 V-I plots described earlier in Section 4.6. 3.1, use 
was made of experimental results Aupplied by JPL. These pertain to V-I Measurements made 
on prototype MM '(39 panels and assodated predictions at various AU distances. The 
predicted plott) are shown on Figure 4.6-11 as solid lines. For each curve, the temperature 
condition was designated at ISoC lower and the solar intensity at two percent lower than 
those shown on the figure. This was done as a means for handling uncertainties when, in 
fact, the V-I plots pertain to the nominal temperature and intensity values shown on the 
figure. 
Th( approach taken in using the V-I prediction computer probrram was to first select voltage 
and current adjustment factors that w'.Juld duplicate the experimental data as closely as 
possible. Through several trial and errors, it was found that an open-circuit voltage 
degradation factor of O. 977 provided a close match as indl cn ~ed by the points shown in 
Figure 4.6-11 using thE: Heliotek cell characteristics cited earlier. No current adjust.ment 
factor was necessary. As noted on the plot, matching is excellent at O. 994 and 1.195 AU 
with a slight shape change for the 1. 445 AU case. 
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Figure 4.6-10. Voltage-Current Translation for Reduced Illumination 
This then served as the basis for nondegraded array !Ierformance. Beyond this, expected 
degradation factors are applied as described for the two cases in Section 4.6. 3. 1. Since 
the experimental results take account of filter and cell mismatch losses, no allowance was 
made for these in the listed degradation of Table 4.6-4. 
4.6.4 SHUNT PERFORMANCE 
}_ Q, described in Section 5. 1. 1, "Baseline Selection, " the decision to use a partial shunt 
regulator was based on reduced thermal dissipation at the shunt elements. Along with the 
attractiveness of using the MM '69 solar panels it was also deRirable to locate the shunt 
elements on the solar array as a direct substitution for the zener diodes of the MM '1l9 
system. As a feature of failure mode protection, separate shunt elements would be devoted 
to each of the 24 solar cell sections (6 sections per panel, 4 panels). As pointed out later 
under Equipment Description, it is quite convenient to wire each shunt element across the 
first 35 elements of each array section. In terms of the selected array operating voltage (39 
volts~ discussed earlier, it is then necessary to examine the following limits of performance: 
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• Range of array operating conditions for which regulation is maintained. 
• Maximum valu~ of thermal dissipation and corresponding shunt. 
• Range of shunt elemen~ temperatures. 
• Allowable number of shunt element failures. 
These questions are considered below. 
4.6.4. 1 Regulation Limits 
With maximum shunting, the voltage available from the shunted array section is equivalent to 
the minimum drop across the shunt transistor, a value of around one volt. Under this 
condition, the highest voltage from the upper array section corresponds to its open circuit 
voltage at zero load conditions. With a regulated dc bUR voltage at 37.5 volts, the maximum 
allowable array voltage is 39 volts (see Figure 4.4-1). Allowing a I-volt drop across the 
lower array section, the open circuit voltage for each of the 43 elements in the upper array 
section is 38/43 = 0.88 volts. Considering the use of solar cells having the characteristics 
shown on Figure 4.6-9, it is seen that the allowable array temperature is less than _1700 C 
(-27 40 F). The temperature history curve of Figure 4.6-12 shows a minimum Mars temperature 
of about OOF during steady state solar illumination. The decay curve indicates a further 
temperature decrease if a solar occultation were encountered. Considering an extremely 
long occultation period, it is seen that the -2740 F limit is never reached. 
Regulation can therefore be provided by the partial shunt elements wired across the first 35 
elements considering worst case temperature and minimum load conditions. At the other 
extreme where no shunting occurs, regulation depends on array output capability. 
4.6. 4.2 Thermal Dissipation 
In determining the maximum possible shunt dissipation, use was made of a computer program 
which combines the array prediction technique described in Section 4.6. 3. 2 with specific shunt 
parameters. The input parameters used are: 
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Figure 4.6-12. Solar Array Temperature History Dlring Heatup 
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-
180 
Solar cell arrangement: Number of series cells in upper and lower sections and 
number of parallel cells. 
Solar cell type 
Solar cell degradation factors 
Solar intensity (AU distance) 
Array temperature 
Array operating voltage 
M il"imum load 
The outputs are: 
Shunt current 
Shunt voltage 
Shunt thermal dissipation 
In effect the program calculates the ditlslpation shown in Figure 4.6-13. 
This calculation was conducted for shunt elements applied to the MM '69 solar panels. The 
results are shown in Figure 4.6-14 for the conditions specified. The solar cell characteristics 
used were those described earlier in Section 4.6,3.3 with no allowance for degradation to 
identify a worst case thennal diSSipation. Temperatures were varied over a wide range to 
simulate possible emergence from a near-Earth solar occultation. 
Though one might expect higher dissipation at lower array temperatures when array power is 
highest, this is not the case as shown on the illustration. A maximum dissipation of 320 
watts occurs at about 30 OF principally because array currents are higher at higher 
temperatu res. 
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Figure 4. 6-1!":S. Partial Shunt Regulator Dissipation 
The MM '69 panels use a total of 224, 2 by 2 em cells. There are 24 strings with 8 
strings of 10 paralleled cells and 16 strings of 9 paralleled cells. With a shunt transistor 
used for each string, the maximum dissipation is associated with a 10-cell string and is: 
:~4 x 320 = 14.3 watts 
Based on this dissipation, estimates of shunt element temperatures are described below. 
4.6.4.3 Shunt Temoerature Estimates 
As a basis for these estimates, comparisons are first made with the dissipation of the zener 
diodes used on the :MM '69 solar panels. The intent is to examine the ramifications of 
replacing the six zener diodes used for each string with one shunt transistor at one of the 
present zener diode locations. 
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Figure 4.6-14. Shunt Dissipation Versus Array Temperature 
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The six zener diodes have a cutoff voltage at about 50 volts. In a near-Earth condition with 
the array very cold after possible emergence from a solar occultation, the array current 
could be as high as 23 amperes (roughly estimated with the aid of Figure 4.6-9) at 50 volts. 
With a minimum spacecraft load around 250 watts, this means the zener must dissipate about 
900 watts. The zeners for a lO-cell section would then dissipate: 
10 
224 x 900 = 40 watts 
or about 7 watts per zener diode. 
The following analysis determines the differences in temperature for the zener diode and shunt 
transistor dissipations with the objective of determining the need for possible heat sink 
modification. Emphasis is placed on tr:.mperature difference rather than absolute temperature 
prediction. The latter would have required an extensive evaluation of configuration factor 
geometry and complex radiation interchange through the many lightening holes in the side 
members of the MM '69 solar panel box beam spar shown in Figure 4.6-15; these were 
estimated in the analysis. The temperature distributions given in the following section are 
considered to be a good indication of the differences in peak shunt temperatures. 
Thermal Model 
The MM '69 spar box beam configuration with shunt locations is shown in Figure 4. 6-15 which 
is an extract from JPL drawing No. 1000154. The spar is fabricated from O. 020-inch gauge 
2024-T4 aluminum alloy with a thermal conductivity of approximately K = 70 Btu/hr-ft-of. 
A 31-node thermal model was utilized in the thermal analysis to represent the actual 
configuration. This is shown in Figure 4.6-16. The lightening holes in the spar were 
approximated by square holes to simplify the analysis. 
An emissivity of 0.9, corresponding to a white or black paint was selected. Both 
o 
radiation and conductive ~upling to the solar array (node 30) at a temperature of 140 F 
corresponding to a near earth condition, was considered. 
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Results 
The following four cases were run on the GE 635 digital computer to compare temperature 
distributions along a section of the spar in the vicinity of the shunt transistors: 
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a. Three zener diodes located four inches apart and each generating 7 watts --
BASELINE configuration. Three rather than six diodes were considered sufficient 
to identify local peal: temperatures. 
b. One shunt transistor at the location of the center zener of case a above which 
dissipates 14 watts. 
c. One, 14-watt transistor (the same as b above) with a 10-inch section (5 inches on 
either side of the transistor) of the top member of the spar to which the transistor 
j s mounted, increased to 0.04 inch gauge. 
d. The same as case c above, except that the 10-inch section was increased to 
0.06 inch gauge. 
I 
I 
I 
I 
I 
The results are given in Figure 4.6-17 in which steady-state temperatures are given along 
a section of the spar. The slight asymmetry in the temperature distributions is due to the 
unsymmetrlc arrangement of the lightening ~.ole simulation with respect to the shunt transis-
tors. It can be seen that the single 14-watt transistor configuration results in an 800 F 
increase in peak temperature over the three, 7-watt configuration if the standard O.02-inch 
spar gauge Is employed. If the gauge is increased to 0.04 inch on 5 inches of either side of 
the 14-watt shunt transistor, the peqk temperature is reduced to the peak level of the three, 
7-watt zener diode configuration. By further increasing the thickness to 0.06 inch over the 
10-inch spar section, the peak temperature is reduced to a level about 350 F lower than the 
baseline configuration. In each of the single 14'watt transistor configurations, it is evident 
that temperatures fall off from the peak more rapidly with distance from the transistor. 
Conclusions 
It is concluded that one 14-watt shunt transistor configuration can be designed to operate at 
or below the operating temperature level for the baseline three, 7-watt zener diode con-
figuration by "beefing up" the spar over approximately a 10-inch section surrounding the 
transistor. The weight penalty associated with an increase from 0.02 to 0.04 inch is 0.04 
pounds per spar. The weight penalty incurred by an increase from 0.02 to 0.06 inch 0.0 
pound per spar. Some additional weight would have to be added for homing or brazing the 
doubler; however, it is considered that in total the weight penalties associated with the 
thickened sections are almost trivial. 
4.6.4.1 Shunt Element Failures 
A question of interest in the shunt system is: how many open circuit shunt transistor 
failures could be tolerated without affecting regulation? The question of short-circuit failures 
was considered earlier in Section 4.4.4. 
To answer the open circuit question, it is neces~ary to determine the minimum ~mount of 
nonshunted solar array that would at some time in the mission just satisfy the minimum 
possible load. The number of sections associated with this minimum array area are then 
equivalent to the number of allowable open circuit failures. It is obvious that this occurs at 
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I 
near-Earth when power capability is high st. By examining the range of V-I variations with 
a new nondegraded array, it was found that the equivalent of six sections could provide an 
assumed minimum load of 250 watts. The maximum capability of these six sections occurs 
at temperatures of 300 C and -1570 C as shown on Figure 4.6- 18 which indicates the net V-I 
characteristic, consldcringthe remaining shunt elements are good. 
Thus the shunt system can tolerate about 25 percent open-circuit failures. The overall 
shunt dissipation decreases proportionately though the dissipation in any single section is 
unaffected. 
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4.7 EQUIPMENT DESCRIPTIONS 
Equipment characteristics of the shunt regulated system are described in this section. Gener-
ally, the equipment can be suitably packaged within the modules defined for the MM '69 system. 
As a result the equipment is described in terms of changes to the MM '69 e uipment modules. 
As an aid in understanding the extent of necessary module modifications, Figure 4.7 -1 shows 
original eqUipment allocations for the moJules of the MM '69 system, and Figure 4.7 -2 shows 
"he identical modules with equipment reallocations for the shunt regulated system. 
A summary of equipment characteristics is shown on Table 4.7 -1 comparing the MM '69 I and shunt regulated systelns. 
I Table 4.7 -1. Comparison of Equipment Characteristics 
I 
I 
Item 
Solar Array 
Gross area 
No. panels 
No. cells per panel 
(2 by 2 cm/ N/P 1-2-cm) 
No. series cells 
No. parallel cells per panel 
V oltage limit 
Battery 
Cell type 
No. series cells 
Nominal ampere-hour capacity 
I Boost Regulator 
Output power rating 
Input voltage 
Output voltage 
Nominal efficiency at 
rated power 
Over load rating 
MM '69 System 
83 ft2 
4 
4368 
78 
56 
53 volts max I 
(zener diodes) i 
Ag - Zn 
18 
50 
250 watts 
25 - 50 volts 
56 + 1% volts 
84 to 89% 
376 watts - 1 msec 
Shunt Syste'll 
83 ft2 
4 
4368 
78 
56 
39 volts max 
(Active shunt) 
Ag - Zn 
18 
50 
260 watts 
25 to 38.2 volts 
37.5 + 1% volts 
84 to 89% 
390 watts - 0.1 sec 
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containing 78 solar cells in series. Four sections contain nine paralleled solar cells. and 
two sections contain ten paralleled solar cells. Twenty-mil fused silica cover slips are 
bonded to each solar cell. Each section is voltage limited by a series string of six zener 
diodes wirl.,--d across the negative ann positive output terminals. The zener diodes are heat 
sink mounted on longitudinal box beams forming part of the structural substrate of the panels. 
A solar cell experiment module consisting' of several individual cells and associated telemetry 
transducers is also mounted on each panel. 
Changes in the solar array for use in 'he shunt regulated system are noted below: 
• The six zener diodes wired in series for each array section are removed and replaced with 
a single shunt transistor. Each transistor is wired from the negative terminal of the 
section to the positive terminal of the 35th series element as shown on the schematic of 
Figure 4.7 -3. 4.7-4. and 4.7 -5. The solar cell layout shown is identical in every 
respect to the MM '69 layout. including the terminal breaks shown along the various 
rows. By examination, it may be seen that the transistors are tapped at availablt! 
string terminations, and therefore no layout modifications are necessary. 
• The shunt transistors selected for the application are type MHT 8070 manufactured by 
Solitron Devices, Incorporated. They were selected on the basis of gain, temperature, 
and radiation resistance characteristics (see Section 5.3.1). The transistors are stud-
mounted devices and mounted on the p~el spars, as were the zener diodes. It may be 
necessary to locally increase the span thickness for heat sink purposes (see Section 
4.6.4). 
• Base drive isolation resistors are required for each shunt transistor. Five-watt chassis 
.nounted resistors are appropriate for this purpose. 
• Test diodes are required in the circuit configuration shown. Unitrode 2 -ampere diodes 
are selected for this purpose. The test procedure is described in Section 4 .10. 
• Harness and connector changes will be required to accommodate the above modifications. 
4.7.2 POWER SOURCE LOGIC (PSL) - MODULE 4A8 
As shown on Figure 4.7-1 the MM '69 PSL module serves to transfer power from the solar 
array, battery. and OSE supplies. It contains the solar array isolation diodes, certain power 
subsystem telemetry sensors, and the internal/external power switch. 
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Changes in thc PSL module required for the shunt regulated system are summarized below: 
• Add the Earth/Mars mode relay 
• Revise telemetry measurements as shown on Figure 4.7 -2 and as described in 
Section 4.9 
• Add battery discharge diode (B) 
The major change from the MM '69 PSL is the addition of the Earth/Mars mode relay. This 
relay is physically added to this module because the relay contacts connect directly to power 
distribution diodes already located in this module. Some repackaging design will be required. 
Use of piece part redundancy for this switch should be considered in Phase II (see Section 
5.2.7 and 5.2.9.2). A weight increase of 0.12 pounds is estimated for the PSL module. 
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4.7.3 BO<l3T REGULATOR, MAIN AND STANDBY - MODULES 4A9 AND 4AI0 
The MM '69 boost regulator has an output rating of 250 watts and conditions the unregulated 
power from the solar array and battery (25 to 50 vdc) to a regulated output at 56 vdc =.1 
percent. The regulator is pulse width modulated as shown in the block diagram of Figure 
4.7 -6. The indicated changes required fc..r the shunt regulated system are described later. 
The power switch transistors operate at a constant frequency with a variable duty cycle 
determined by the output voltage. At low output voltages t the duty cycle (or pulse Width) is 
increased; at high output voltages t the reverse occurs with a reduced duty cycle. The input 
voltage is boosted by the switch action of the transistor and boost transformer. The boosted 
voltage adds to the input voltage and is then rectified. The rectified voltage wave shape 
feeding the output filter is also shown. The output filter averages the pulsed voltage wave 
shape to provide a dc output voltage having a low ripple. The low power dissipative regulator 
is provided for constant dl"ive current to the power transistors and to assure constant frequency 
operation. 
The necessary changes to the boost regulator for use in the shunt regulated system are 
swn marized below: 
• Increase output power from 250 to 260 watts --based on load profile 
• Decrease output voltage from 56 volts to 37.5 volts -- based on array power at Mars 
• Increase transient overload capability from 0.0001 to 0.1 seconds -- based on load 
fault/fuse size requirements 
• Isolate low power circuits from battery when in Mars Mode operation -- prevents battery 
from discharging due to standby power required by boost regulator 
• Add ~aolation diode -- required as part of shunt system implementation 
• 
4-72 
Add sequence controller -- circuit duplication is avoided since present regulator has 
s '" .. lilar functions 
I 
I 
I 
I 
I 
I 
I 
I 
The small output power increase has little effect on boost regulator siz' or performar.c . 
However, the low r output voltage requires a higher output current ~v ith possible changes to 
the output filter to maintain effie; ncy and sizl!. It is possible to maintain both size and 
• 
effici ncy with an in'!rease in os illator frequency by a factor of four • The lower output 
voltage permits a smaller boost transformer becaus the perc nt of total power transfer by 
the boost transistors is reduced . This lower power alsL L'esults in th desir d incr ased 
tr'lnsient overload capability. Low power circuits are isolated from the battery through 
diode isolation as shown in Figur 4.7 -7. Th only power r quired from the batt ry i 
pow r transistor leakagc:. 
The addition of th isolation diod requires repackaging; thermally, its location may be on 
the same heat sink as th e boost pow r transistors because the diode and pow r transistO'..' op-
erations tend to alternately dissipat power. The addition of the sequence controller also 
requires repackaging; ho\\ ever, little volume is required since the circuits are low power 
signal type circuits. Figure 4.7 - is a schematic diagram flf the sequ ncer. 
The total effect of these changes on size and weight is an increase in weight (0 .. 066 lb) due 
to the isolation diode and a d crease in weight (0.062 lb) due to the power transformer change 
for lower output voltage. 
Depending on how redundancy for the 400 Hz inverter is applied (see Section 4.4.2) and poss-
ibly for test reasons, overload protection for the boost regulator may be desirable. Figure 
4.7-7 shows the additional parts required to ncorporate such protection. \\ ith excessive 
load, the transistor duty cycle would be controlled to limit output current. When the 
*This factor is based on the need to reduce choke resistance which implies either larger wire 
and core or fewer turns 011 the same core. The choke current is 1.5 times the original level. 
The new power loss is (1.5)2 Ro = P = 2.25 Ro. To keep the copper loss constant, the 
resistance must decrease by 1/2.25. Using the same core the copper area remains constant 
requiring that the turns must decrease by at least two. The corresponding inductance will 
decrease by a maximum of 4. Therefore, for the lower inductance to be sufficient, the 
oscillator frequency may have to increase by the square of the change in turns ratio (4 max-
imum). 
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transistors are fully off, the output voltage would be depressed to the battery discharge level 
with the resulting possibility of fault sensor transfer. All of the load fault/fuse size criteria 
established in Section 5. 1. 5 are pretinent in avoiding this poss ibility. 
To maintain size and efficiency, the series inductance was reduced with a corresponding 
increase in operating frequency. Reduction of the equivalent series inductance along with 
modification of the con,~rol circuits (as discussed in Section 5.1 . 5.1) should improve the 
transient response of the boost regulator. 
4.7.4 PONER CONTROL --- MODULE 4A11 
The MM '69 power control module contains the failure sensor for the main power chain, the 
power transfer relay for the main power chain (boost regulator and 2.4 kHz inverter), the 
A/C enable relay supplying power to the ACS, power logic diodes supplying power to the 
ACS, power logic diodes supplying power to the single and three phase 400 Hz Inv~rters. 
certain power subsystem telemetry sensors, and a transient voltage limiter circuit. Figure 
4.7-9 shows the functional circuit block diagram of the MM '69 failure detector which monitors 
output voltage deviations of the main power chain. Power for the failure detector is supplied 
from the unregulated bus and is regulated for the over and undervoltage detectors, time delay, 
and relay drive circuits. The regulated dc voltage is monitored for boost regulator output 
vut-of-tolerance voltages. The 2.4 kHz inverter output is monitored through a tuned filter 
for out-of-tolerance frequency. The over and undervoltage detectors compare these signals 
with a refer \~nce voltage and operate in conjunction with a Schmitt trigger circuit having 
appropriate hystereSiS so that the time delay actuates the relay driver causing a transfer to the 
standby chain. 
'The necessary changes to the power control module for use in the shunt regulated system are 
summarized below: 
• Modify failure detector--based on shunt power system failure criteria--Section 5.1.4 and 
5 .2 • 6. Case I 
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• Incre8.8e the number of contacts for the fault transfer power relay 
• Reduce the voltage limit of the transient voltage limiter because of a reduction in regulated 
voltage from 56 to 37 .5 volts 
• Modify the range of telemetry sensors as described in Section 4.9 
The major change is the tentative addition of the system efficiency sensor as shown in Figure 
4.7-10. The current ... dnsor is shown in this module for purposes of defining the failure 
detector through it may be better to locate the current sensor with the boost regulator. The 
excitation for this sensor is taken directly from the 2.4 kHz distributed voltage. 
The output voltage from the shunt amplifier is normally very low when the shunt regulator 
is off. Further. the output voltage does not have to rise very much ("'" 1.5 volts) to cause 
the shunt regulator to dissipate power. Low voltage detector circuits are difficult to devise. 
Investigation will be required to establish suitable circuits. One approach would be an 
amplifier with a constant gain. The actual circuit selection is deferred until Phase lIe It is 
also possible that the efficiency detector requirement may be eliminated if a low efficiency 
condition without voltage deviation cannot be demonstrated by t.est. 
The ouq. ~" voltage sensors are removed from the regulated dc voltage (inverter input) and 
relocated at the inverter output voltage to detect possible failures within the inverter. 
The frequency detector is located at the inverter output in a similar fashion to that us ~ in 
the MM '69 approach. 
These changes result in a weight increase of 0.16 pounds. 
4.7.5 BATTERY CHARGER/BOOSTER -- MODULE 4A12 
The MM 'e9 battery charger/booster module contains the battery char "r. ~, 
share mode detector. and power transfer relays. The charge rcgulat( 
current to the battery to 1.0 ampere maximum and limits the battery t rmin 1 voh ... tva". ti 
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t:..2) volts. Charge 1.s terminated by command through the charger power transfer r~lay. 
The boost converter t when enabled by the share mode detector. raises the unregulated solar 
array/battery bus to approximately 50 volts. This occurs when the unregulated bus is bet-
ween 30 and 33 volts and when the solar array is sun oriented. The power pulses applied to 
the unregulated bus force the array operating point out of a share mode with the battery. 
Figure 4.7 -11 shows the MM '69 charger functional block diagram. Block diagrams and 
further disscussion of the boost converter and share mode detector are not provided since 
these functions nrc eliminated in the shunt power system. 
The necessary changes to the 4A12 module for use in the shunt regulated system arc summar-
ized below: 
• Remove boost converter and share mode detector--not required in the shunt regulated 
system 
• Modify charge regulator 
a. Increase current limit to 2.0 amperes 
b. Provide two-step voltage limit control at 35 and 33.6 volts 
c. Provide means for charge inhibit signal from sequence controller 
• Add main and standby shunt regulator preamplifiers 
A block diagram of the charge regulator is shown in Figure 4.7 -12. Except for the two-
step voltage limit control t it is similar to the MM '69 charge regulator. During charge the 
current is limited to 2.0 amperes. When the 35 -volt limit is reached, the current reduces 
as determined by the battery impedance characteristics. When it is reduced to 50 milli-
amperes (at 35 volts), the cha~ger automatically reduces the voltage limit to 33.6 volts 
causing a further reduction in current whose level is again determined by the particular 
battery impedance characteristics. This is done to reduce electrochemical stress on the 
battery after it is fully charged. The reduced battery voltage of subsequent battery demands 
automatically resets the voltage limit to the higher value permitting normal recharge after 
the battery demand period is terminated. The two-step approach serves as a backup to 
normal command turn-off of the charger. 
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The battery charge il1hibit signal pertains to the signal provided by the sequence controller 
during array power limited situations with the system in the Mars mode of operation. 
The main and standby shunt regulator preamplifiers are identical. One operates with the main 
pow r chain and the other with the standby power chain. The shunt amplifier receives its in-
put signal from the boost regulator sequence control. Figure 4.7 -13 shows a schematic 
diagTn.m of these shunt amplifiers. The power dissipation of the shunt amplifier output 
transistor may be as high as 10 watts. With a maximum input of 38.5 volts and a current 
limit of 2 ampcres, thc charge rebrulator dissipation is about 7 watts for a 35-volt charging 
level. Thus, the module thermal dissipation will be about 17 watts. The MM '69 charge 
regulator has a I-ampere current limit but may receive an input as high as 50 volts with 
a resulting thermal dissipation of 15 watts, again using a 35-volt charging level. Thus, the 
difference in thermal dissipation for the two cases does not appear large although this should 
be further examined during a Phase II effort. 
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Figure 4.7-13. Shunt Regulator-Shunt Amplifier Schematic 
4.7.6 BATTERY - MODULE 4A14 
The MM '69 battery consists of 18 silver-zinc cells in series with a nominal capacity rating 
of 50 ampere-hours. 
As indicated in earlier discussions. the MM '69 battery appears adequate for the shunt reg-
ulated system considered in this study. 
Battery life requirements are longer and several more discharge cycles occur in an orbiter 
mission. Also. because orbit insertion and orbit trim maneuvers may occur within 24 hours 
of each other. charge rates are almost twice as large as those used on the MM '69 system 
to fully recharge the battery in the allowed time. 
For these reasons. it is necessary to test and verify the adequacy of the MM '69 battery for I orbiter missions. 
Other silver-zinc cells. specifically designed for Mars orbiter missions. have been built 
and successfully tested at GE in accordance with orbiter mission profiles. The cells closely 
approximate the capacity and physical characteristics of the Mariner battery cells. Such cells I might be considered as a backup to the prime selection. 
I 
I 
4.7.7 PONER DISTRIBUTION -- MODULE 4A15 
The MM '69 power distribution module provides the functions shown in Figure 4 .7 -14. 
The necessary changes to this module for use in the shunt regulated system are summarized 
below: 
• Remove battery boost relay drive circuit 
• Modify the zener reference to operate from a regulated bus of 36.7 vdc 
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Oth r possible power control changes may result from system 1 vel consid rations, numbL'r 
of r~lays controlling sci nce, etc. , as discussed in S(~ction 4.5 . 
l. 7. 2.4 kHz MAIN INVERTER -- MODU LE 4A16 
The main inverter g nerates the spac craft distribution voltap' (50 vrms, squar wave, ~ 4 
kHz) and operates from the regulated input 56-volt bus. Ttle inverter is rated at 200 walls 
continuous with a mi.limum power factor of 0.95 lagging. The minimum conversion effici ncy 
is 6 percent at 150 watts output. The output frequ ncy is 2.4 kHz _ 0.01 perc nt. In the 
event of a clock failure t the inverter will fr e rW1 at 2 . kHz 2? p rc nt. Th MM '69 inver tel ' 
circuit block diagram is sho\\ n in Fib'1lr 4 .7 - 15. The inverter contains po\\' r s\\ itching 
transistors in a push-pull transformer configuration. The power switch frequ nc\' is COI1-
trolled by a crystal oscillator for frequency accuracy and stability . Th countdown chain 
conVt' rts the crystal .'requency to 2.4 kHz, which is used to sync the power switch driv 
circuits. bl the event of crystal failure, the inverter has free run capability at a frequency 
significantly different from the normal frequency so that a frequency shift may be easily 
detected. 
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Figure 4.7 -15. 2.4 kHz Inverter Block Diagram 
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The necessary changes to the inverter module for use in the shunt regulated system are 
summarized below: 
• Decrease input voltage from 56 to 37 .5 volts 
• Increase output power from 200 to 220 watts -- based on load profile 
• Add overload transient capability of 150 percent for 0.1 seconds -- based on load 
fault protection analysis of Section 5.1.5 
• Add overload protection -- protect inverter regardless of load fault 
• Provide modifications for synchronizing power at no less than 2.16 kHz -- this relates 
to protection of the 400 Hz inverter discussed in Sections 4.4.1 and 4.7.10 
The input voltage change and power increase have little effect on inverter size and performance. 
The addition of overload transient capability may require additional power transistor drive which 
may reduce the inverter efficiency by about one percent; however, the inverter size will not 
be affected since the time duration of the overload is short and associated thermal dissipation 
is small (see Figure 4.7-16). 
Overload protection requires the addition of an .... put current transformer, magnetic amplif-
ier, control circuits t and diodes for the resultant reactive loads. These additions are shown 
in Figure 4.7-17. The overload characteristics is shown in Figure 4.7-17, Curve A. The 
control characteristic (Curve B) shows the normal reset current through MA-1 for all load 
conditions. Under normal loads MA-1 is always reset. When MA-1 saturates, the ON power 
transistor is switched of!. During over loads greater than 1.5 times the rated load current, 
the load current controls the duty cycle of the power transistors reducing the output voltage 
and output current to match the load fault impedance. 
During overloads greater than 1.5 times the rating t the output voltage decreases and the 
clock fr-equency could change in the existing arrangement t sil.~e the clock receives power from 
the output of the inverter. Hence t a load fault during 400 Hz inverter operation could Cfiuse 
the 400 Hz inverter sync frequency or drive to decrease to a dangerously low level where 
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damage to the 400 ~{z Inverter could oc~ur. Therefore, the requirement that the synchroni-
ziny. power for the 400 Hz inverters be no less than 2.16 kHz and at constant ampUtude is 
addwt. This suggests that the crystal oscillator should operate from the regulated input 
voltage and not the inver~er output. Since the cryst&.l oscillator operates with a 15-volt 
input, a low power series dissipator reguiator would be applicable. Figure 4.7-16 also 
shows where the sync power for the 400 Hz inverters could be derived. 
These changes reault in an increase in weight (0.13 lb) primarily due to the overload pro-
tection magnetic components. 
4.7.9 2.4 kHz STANDBY INVERTER -- MODULE 4A17 
The MM '69 stwldby inverter is similar to the main inverter, except that the free run 
frequency is 2.4 kHz ffi rercent. 
The changes in the standby inverter for use in the shlmt regula~d system are the same as 
identified for the main inverter in Section 4.7 .8, except for the free run frequency noted 
above. 
4.7.10 SINGLE AND THREE PHASE 400 Hz INVERTER _ .. M~!)ULE 4A18 
The MM'69 400 Hz inverter contains a single phase section for science loads, a three phase 
sectioll for gyro loads, 2nd a 2.4 kHz to 400 Hz synchronizer as shown on Figure 4.7-18. 
The single and three phase secti0ns derive power from the 56 vdc regulated bus and are only 
energized when they must supply power to their particular loads. The synchronizer operates 
continuously. 
The necessary change to tha 400 Hz inverter for use in the shunt regulated system is noted 
below: 
• Modify the single and three phase sections to operate from an input regulated 
bus of 36.7 vdc 
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Consideration might also he given to operating the synchronIzer only w hen the sIngle and 
three phase power sections arc required to supply power as a possible means for Im~roving 
reliability. To obtain this possIble improvement, bott the synchronizer and power sections 
must be activated simultaneously. This change does not appear to be difficult, however, 
testing would be required to substantiate thi~ belief. 
Another possible change !~ to consider the use of 2.4 kHz input powe~ to the synchronIzer 
taken from a preamplifier stage of the 2.4 kHz inverter at u lower voltage 8 This change 
would reduce possible damage t.o the 400 Hz inverter in the event of overload conditions at 
the output of the 2.4 kHz invelter. Such overload conditions could result in the loss of 2.4 
kHz to 400 Hz synCh1'0a1zaUon or 1iOSS of drive power to the 400 Hz power amplifiers with 
the possibility Oi ( "" }r, J! ~L "age;). 
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4.7.11 HEATER AND DC PONER DISTRIBUTION -- MODULE 4A19 
The MM '69 heater and dc power distribution module contains power control, load protection, 
and telemetry sensor functions as shown on Figure 4.7 -1 relative to the distribution of raw 
dc power. 
Possible changes in this module for use in t.he shunt regulated sy stem w ill depend on system 
level considerations as discussed in Section 4.5. 
4.8 WEIQHT AND PACKAGING SUMMARY 
For estimating power system weight, the present MM'69 powor system weight summary was 
used as a reference.. It is recognized that since th·a power reqUirements have not changed 
greatly. the use of general power conditioning equipment power-weight data curves are not 
valid to accurately identify power system weight. Therefore. the actual functional compon-
ent weight and piece part details were used to identify the weiJCht change to each functional 
component. Table 4.8-1 Wld 4.8-2 prov '~de a weight summary and tabulate initial weight 
and ident!fy the change Wld associated weight chonges. In all cases the module size (over-
all dimensions) have not changed. A net increase of 0.3 pound has been identified for the 
shunt system. 
4.9 INTERFACES 
Recommended telemetry and command requirements for the proscribed shunt system are 
discussed below. 
4.9.1 TELEMETHY 
Table 4.9- 1 11sts the recommended telem(' try points along' with appropriate measurement 
ranges. priority ranking, and ~uggeBted sampling rates which conform to the format of 
MM'69 telemetry equipment. A general L'ationale for these selections hi ) resented r .' ~ low. 
• M69-3-2f30A, Functional Requirements, Mariner Mars 1969 Flight EqUipment 
and Weight List. 
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2.00 -----
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2.904 Modify transf:Jrmer (laa-er iDpu1 vohllge) 
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MCIdify iDput cboice 
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Module Description 
Solar Array 
Boost Regulator 
Inverter, 2.4 kHz 
Battery Charger 
Power Control 
400 Hz Inverter 
Power Source Logic 
Power Distribution 
tieater dc Power Dist. 
Battery 
. 
Total 
Table 4.8 -2. Weight Summary 
MM'69 Shunt Sy stem Changes 
12.50 12.55 (-) (+) 
50.00 50.20 ---- 0.20 
6.12 6.12 
12.24 12.24 ---- ----
2.94 3.07 
5.88 6.14 ---- 0.26 
2.31 1.87 
2.31 1.87 0.44 
----
3.00 3.16 
3.00 3.16 ---- 0.16 
3.87 3.87 
3.87 3.87 
---- ----
8.43 8.55 
8.43 8.55 ---- 0.12 
2.00 2.00 
2.00 2.00 ---- ----
2.00 2.00 
2.00 2.00 
---- ----
30.80 30.80 
30.80 30.80 ---- ----
120.53 120.83 0.44 0.74 
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Table 4 09-1. Telemetry List 
Item Puameter Parameter Priority 
No. • Measurement Purpose Range Ranking •• 
1 I Array Current Electrical status. array performance 0-12 amps 2 
2 I ~ 0 load Cur rent Electrical status 0-5 amps 2 
3 I Battery Discharge Curre.nt Electrical status. discharge state 0-20 amps 1 
4 I Battery Charge Current Elt..-ctricai status • .:-harge state 0-3 amps 1 
5 I Boost Output Current Electrical status 0-15 amps 2 
6 I Inverter Output Current Electrical status 0-5 amps 2 
7 I 400 Hz IDput Current Electrical status 0-1 amps 2 
8 E Shunt Amplifier Voltage E lectr icu status 0-40 volts 3 
9 E Rn" Bus Voltage Electrical status 20-42 volts 1 
10 E Reg Bus Voltage EIE!ctrical status 35-40 volts 3 
11 E Battery Voltage Electrical status 20-40 volts 2 
12 E 2 .4 kHz Bus vottage Electrical status 47-53 volts 2 
13 T Array Temperature Long-term array temperature history o to +1800F 2 
14 T Array Temperature Transient array temperature history -250 to +1800 F 4 
15 S Earth/Mars mode Command verification State 1 
16 S Main/St.aId>y Sa' itch Failure diagnosis State 4 
17 S Cbarge Regulator Sa' itch Command verification State no .. 
18 I Shunt Current Array V-I characteristic 0-1.5 amps 4 
19 I Array Sectioo Current Array V-I characteristic 0-0.5 amps f 
20 E Sbunt Voltage Array V- I cbatacteristic 0-20 volts 4 
21 T BaUery Temperature Indication of oven-barge 0-1200 F 2 
- '------ -_ . _---
-I = Current --Priority Ranking .. - Sampling S2Inniinv Period 
E = Voltage 1 = High Rate Fast-33 1/3 bps 
T Temperature 2 = Intermediate High 
S = State 3 = Intermediate Low H = High 4.2 secoods 
4 = Loa' M = Medium 42 
L = Low 420 
LL = Lo.·-Low 840 I 
EM = Event Monitor 
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a. Electrical Status. Items 1 through 12 permit the determination of voltage and 
current levels at all significant points in the system. either through din t 
measurements themselves. or by derived calculation. Electrical status monitors 
are generally ranked in the "intermediate high" category. except for the follow ing: 
(1) Items 3 and 4 are given a high rating since batt('ry status strongly influences 
mission operatior.s and contingency planning. Subsequent to Orbit Insertion. 
for example. the battery watt-hour reserve must be known before Orbit Trim 
maneuvers arc attempted. This can be d duc d from ground bas d calcula-
tions using the information from Items 3 and 4. 
(2) Item 8 19 ranked somewhat lower since it can be inf rrcd from Item 18. 
(3) Item 9 is given th ) highest ranking since it is the most important measurement 
indicating system viability or abnormal spacecraft operation; • g •• loss of 
solar reference during cruise is implied by a drop in E9 to battery discharge 
levels indicating a need for contingency actions. 
(4) Item 10 is given an intermediate low rating since its value is implied by Item 
12. 
b. Array Performance. Items 13. 14. 18. 19 and 20 augment array performance 
information derived from Items 1 and 9: 
(1) The limited temperature range of Item 13 permits a more accurate deter-
mination of array tempe~ature performance. 
(2) The wide temperature range of Item 14 will permit an examination of transient 
array temperature conditions during maneuver operations. 
(3) Items 18. 19 and 20 are given low priority and are associated with determin-
ing solar array V-I characteristics . The usc of a partial shWlt regulation 
system permits the determination of several pOints on the V -I characteristic 
as described in Figure 4.9-1. 
(4) Concerning Item 1. it was decided to measure overall array current rather 
than separate panel currents. The rationale for this is that it is assumed 
that event monitors will indicate whether or not the panels are properly de-
ployed (these telemetry requirements are assumed to exist elsewhere). 
Althoufh four separate measurements permit the identification of discrete 
array failures. this can also be determined with an overall current measure-
ment in conjunction with the current measurement of one array secUon 
(Item 19). u the overall current is not about 24 times the section current. 
it may be surmised that some sections have failed and contingencies can be 
executed on that basis. 
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c. State Conditions. Items 15 t 16 and 17 arc related to subsyst~m status. A 
knowledge of Item 15 is important to avoid potential array/battery load shal ing 
problems. Item 16 indicates whether a fault has occurred with transferral to 
the redundant boost/inverter/amplf.fier group. It is givcn low priority sincc there 
is no recourse action possible. 
d. Battery Performance. Item 21 provides battery temperature information, which 
along with Items 3 t 4 t and 11 t permit overall battery evaluation. 
4.9.2 COMMAND 
Table 4. q··2 lists thc commands and other stimuli for controlling thc powcr systcm. These 
are also designateu on the block diagram t Figure 1.4-1. 
4.10 TEST APPROACH 
In comparing thc 1.iM '69 system and the selected shunt system t the main difference in test 
procedures results from thc use of the shunt regulator. In thc MM '69 system t control is 
provided at the downstream side of the solar array t while in the implementation of the shunt 
system t control is provided within the solar array itscU. This diffcrenc has its greatest 
impact during test sequences in which the solar array is electrically simulatcdu Such 
sequences will occur during subsystem and system tcsts when it may be inconvenient to 
conduct tests with illuminated solar arrays and during on-pad checkout tests. Equipmcnt 
identification for these cases are discusscd below. 
4.10.1 SUBSYSTEM/SYSTEM TESTS WITH ARRAY SIMULATION 
Test equipment identification f }r these cases is shown on Fibrw.·c 4.10-1 and consists of 
the following: 
• Upy\er array simulator which has adjustability to rcproduce the upper array V-I 
ch .racteristics over its range of vat iability 
• 
• 
Lower array simulator with similar adjustability 
Array shunt simulator whose shunt transistors receive their base drive Signal 
from the subsystem shunt amplifier 
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Table 4.9-2. Command and Control Functions 
. 
Item No. Function Signal Comment 
Source No. 
". F1 Turn on charge regulator DC 
F2 Turn off charge regulator DC 
F3 Earth mode system operation DC 
Power SIS F4 Mars mode system operation DC, CC&S 
Functions F5 Internal Power Q.C)E 
F6 External Power Q.C)E 
F7 Main boost/ inverter OSE 
F8 Standby boost/inverter OSE 
.... F9 Switch to standby boost/inverter Fault Sensor 
". 01 400 Hz - 10 power on ~C. CC&S 
02 400 Hz - 10 power off DC, CC&S 
Distribution D3 Gyro &; A/C power on A/C 
Control 04 Powm.' on - typical science load DC, CC&S 
05 Power off - typical science load DC, CC&S 
06 Power off - due to load fault O.C. trip 
• 
· 
• • 
• • 
• • 
OX • 
OY • 
i 
Nomenclature: 
DC = Direct Command 
CC&S = Computer and Sequencer 
OSE = Operational Support Equipment 
A/C = Attitude Control 
O.C. = Overcurrent 
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F'gure 4. 10-1. Subsystem / System Test Configuration 
4.10.2 ON-PAD TESTS 
The test configuration for checkout of the system with the actual array shunt transistors but 
with the array nOllllluminated is shown on Figure 4. 10-2" The array simulators are identical 
to those described above. To permit the use of a single lower array simulator and at the 
same time provi.de isolation for the collector jWlctions of the shunt transistors, test diodes 
, !lre installed on ilte array as indicated. The !solation is desired to prevent a short-circuited 
transistor from affec'i:ing the others. In this test configuration it is important that the lower 
array simulator voltage be limited to prevent damage to the lower solar array sections. The 
dark V-1 characterisl'ics may 'oe approximated by translating tht! curves shown on Figure 
4.6-9 in the current direction to th~ point where the short-circuit current is zero. Assuming 
the array temperature may ~9 as high as 600 C during on-pad checkout, the tral~slated curve 
indicates negligible cnrren/: 'Nith an applied voltage of 0.3 volts per cell. With 35 ;~~ries 
cells in the lower array section, this means the applied open-circuit voJtage of the lower 
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Figure 4.10-2. On-Pad Test Configuration 
arr~y simulator should not exceed 10.5 volts. Any higher voltage would result 1,n power 
dissipation through the solar cells with thp. possibility of damage. To provide margin in 
this respect, it is probably best to limit the simulator voltage to (3 volts. 
The steps in apply lng ground power would be as follows: 
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a. Apply lower array sImulator power with its open circuit voltage limited to 8 volts. 
Adjust the simulator short-circuit current to any desired flight value. 
b. Adjust the upper array simulator to ".:: '3 same short-circuit curl"ent as in (a) and 
adjust its voltage lmtil shunt operation is detected. This occurs when IS current 
(see Figure 4.10-2) is detected. A further increase in the voltage of the upper 
array simulator will cause a decrease in the voltage of the lower array simulator 
and an increase in IS. When V L is about 4 volts the shunt is about halfway through 
its response region which represents an acceptable ground power adjustment for 
further system testing. 
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SECTION G 
SUPPORTING ANALYSIS AND TRADE STUDIES 
G.1 SYSTEM DESIGN STUDIES 
5.1. INITIAL BASELINE SYSTEM SELECTION 
The following discussion is 1argely taken verbatim from the Interim Report and describes th 
early selection of the basic shunt ~yste)l1. 
The selection of the shunt syst m was based on its J.'elative!y higher scoring over other candi-
dates when judged again , t numerous c riteria, as discussed in the following sections. 
Three principal power system candidates were evaluated in the selection process: (a) a boost 
regulation system, (b) a series switching (buck) regulation system, and (c) the shunt 
regulation system. A sir.gle representative arrangement of the functional elements wa 
evaluated for each candidate. Only those functions nece.ssary to provide regulated and raw 
dc power were considered. Although the guidelines listed earlier indicate the distribution of 
:IC power, its impact on candidate evaluation was not considered to be significant since dc /ac 
conditioning equipment is quite similar for any cam 'date. Any other fentures that could be 
applied with equal advantage to all candidates were also not included, such as improved methods 
of battery charging. 
5.1. 1. 1 Inf1uence of Solar Array 
The variations in solar array characteristics associated with Ea rth / Mars transfer provided a 
logical starting point for conSidering power system candidates. It seemed valid to consider 
that future Mariner spacecraft would utilize rigid deployed panel solar arrays ~imi1ar to those 
used previously. 
The var~ation in voltage-current characteristics is largely independent of the subsystem 
arrangement of which the solar array is a part. It is therefore possible to use a generalized 
set of solar array characteristics irl examining possible subsystem arrangements. 
5-1 
Figure 5.1.1-1 shows a set of normaUzed power-wltage curves for a representative MS.rs 
spacecraft solar array design based on the use of RCA I-ohm/cm NIP cells. The effect of 
~ssib1e "n"Ors in temperature prediction are also Included in the P- V plot for 1. 0 AU. 
To permit relative assessments of the solar array effect on cand lite subsystem arrangements, 
the P - ".' curves are normallzed and hence Independent of specific series-parallel arrange-
ments of the solar cells. Normalization is shown with respect to maximum power and voltage 
at 1.0 AU and 1400 F. 
The use of these P- V curves Implies that no active means would be used to electrically 
rearrange solar array sections by switching. The purpose of such switching would be 
twofold: (a) to add or rewove array sections and thus minimize problems of handling excess 
power, (b) to change the series-parallel solar cell matrix to permit power availability at 
more favorable voltage levels as a result of large changes in V-I characteristics with sun 
distance. All of the power system candidates described later are able to cope with these 
conditions without the necessity for switching; therefore, this possibility was not considered 
further. 
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d. 1. 1. ~ Hcg"ttlator EffLi .n ~ 
Hq~111atvr ,ffi' I 'nco data u!:; 'd in evaluating th ' canel Idat ' sy st m~ is shown in F 19ur G. 1. 1-2. 
I'h ' hoost r brtllator data i!:; has('d on th' 'fficicncics cit.cd in th • 1971 load profile information 
and r .[1 , ·t . th ' porforman 'c of th".:! regulator us d in the MM 'G9 power system. 
Th ) bu 'k r 'g1Jlator data i~ hal:; '(\ on a GE design rated at GOO watts and :W vdc which was built 
as a breadboard and p 'rforman ... t 'st I on pr vious project • 
Th shunt regulator data i ' based on a!:;suming an efficiency of ~)I-l p rcr-nt at rated load with 
2 p 'reent u!:; d 1'0 r the reg-ulato r control e lectronics . At partial load s, wh 'n "hunting CCLI rs th • 
same :lilH.JlInt of control power is r 'quired and all additional control pow·r is onsidered a. 
lJ:lrt of the r quircd cii sipationj therefore, the efficiency is considered con ·tanL 
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Figure 5. 1. 1-;2. Regulator Effie iency Data 
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5. 1.1. 3 ~arxHdate Descriptions 
5. 1. 1. 3. 1 Dnost System 
This candidate system Is shown on Fi~l1re 5. 1.1-33 and has the general characteristics of the 
MM '69 power system. 
The boost regulator requires that all input operating voltages be lower than the ~egulated 
output voltage. The necessary voltages to meet this cOMition are shown on Figure 5.1. 1-3b 
with reference to the norJTl ~ lized values for the sol~.r array (Figure 5.1.1-1). The procedure 
for selecting these levels Is described in the following paraJl"aphs. 
F irst, as shown on Figure 5.1. 1-1, for an arrival at Mars between 1. 4 and 1. 6 AU, maximum 
power is available at a normalized voltage, V N' of around 1. 25. For these particular P- V 
curves, there is a negligible power difference if V N is used between 1. 2 and 1. 3, corresponding 
to AU distances of 1. 4 and 1. 6, respectively. An intermediate value of 1. 25 appears 
appropria~e under this circumstance. 
With array power at Mars drawn at V N =: 1. 25, it is necessary that the maximum allowable 
boost input level be set higher than 1. 25, with allowance marlc for zener shunt tolerances. 
The zener shunt is used to assure that the boost input limit is not exceeded. This could occur 
as a result of solar array tolerance buildups or upon emergence from solar occultations 
(i. e., a cold array producing high voltage), With these constraints, V N for the boost output 
bus is set at 1. 4 with a loose zener tolerance of V N equal to 1. 3-1. 4. 
A battery charging voltage must be selected which does not 11terfere with the ability to draw 
sufficient array power in the near-Earth phase of operations. If, for example, a series 
dissipative charge regulator is used am its minimum input voltage is set at V N = 1. 25, then 
Figure 5.1.1-1 indicates that insufficient array power is available at 1. 0 AU, especially if 
the solar array operates at I550 F rather than the nominally predicted temperature of 1400 F 
for Mariner panels. By lowering the charger input to VN = 1. 05, this problem is avoided and 
the only penalty is t,he need for a wider boost input voltagp, range. 
5-4 
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The battery charge to discharge voltage ratio is typically 1. ;~5 : 1 (for Ag- Zn, V h - 1.94 
c arge 
and Vdi h - 1.44). Wit a c ns rvative allowance made for a voltagE' drop through the ,1W arge 
charge n.'gulator, the total \ oltag \ ratio of 'harger input to battery discharge is about] . 5: 1 
correspond ing to the V N values of 1. Of; .. md 0.7 shown on Figure 5. 1. 1-3b. 
Th limits described above r ult in a 2: 1 v.lriation in raw v ltage. 
With a boost sy tern designed for 'jleS general limits, considerable latitude xists in th 
design volt'lge for the solar array. It is estimated that the number of solar cells in s ries 
may be varied by about 12 percent without affecting system operation. 
The boost system requires a mean for a 9 id ing the simultanpcub supply of power from th 
solar array and battery, although the array might be fully capable cf supplying all power. 
This possibility could occur during certain sequences when the battery clamps the array 
voltage at a value belo\\ its optimum pint. A share boost regulator is incorporated to avoid 
th is cond ilion in the manner u ed on the MM 'G9 system. Another possibility is to reduce the 
load momentarily through appropriate sensing logic. 
5. 1. 1. 3. 2 Series Switching (Buck) S, stem 
This caooidate system is shown on Figure 1. 1. 1-4a. 
The buck regulator requires that all input operating voltages be higher than the regulated 
output voltage as shown on Figure 5.1. 1-4b. 
As with the boost system, maximum power at Mars is available at V N ~ 1. 25. Sufficient 
near-Earth power is available at V N ~ 1.2 which sets the minimum charge regulator input 
voltage. Again, conservatively allowing a 1. 5: 1 ratio for the relationship of charger input 
\ oltage to battery discharge voltage, the latter voltage is set at V N = 0.8. An estimated 
minimum voltage drop of V N = 0.05 is allocated to the buck regulator to result in a regulated 
bus level at 0.75. 
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Th 'S' 'stablish d limit r ult In a 1.7 : l a rlation ir, raw Jtag . 
In thi ' syst lm, an v 'n gr 'at r va riatic n in th arra cI \ ign >Itag ' ' ,: i t P. Th' low r limit 
onditl ns whi h mutuall ,' n L fy th n ar-Larth w r d mand am .. th 'harg r input 
vo ltag -. Th high 'r limit is t h th ' r 'gulat)r tran ~ i 'l t r r ating s r the d si r t limit th 
r a (I w r rang . A 2: L input t \ utpuf, ran~ fo r a t II k r gulat r i r al is ti wh; 'h would 
,-I~I w an in 'r ':L ' - to VN L. :) ' r 1. ~.) . Thi. ' is qui al nt t p rmitting an aITa design 
with Op r ntm r II in s ri ~L Ifth - :1 r ar.g nth r gul ato r wa nnab olut r-quir 
m 'nt, it is lik I. that '1 -n r shunt. wou ld b \ r uired t pr nt x ' S ':o ltah uring c 1r' 
arra. c nditi n,' ('m rg nc fr m . 'u ltati n, t ' .). 
This s. s t m als r quir a m 'an!') f r :.tv iding th arra ' / battery 1 ad s laring prvb l m. 
5 .1.1.:3.:3 Shunt System 
This andidat s .' tem is sh wn n Figure 5.1.1-5 
Regulated dc power is drawn directly fr m the so lar array and is controlled b a partial 
'hunt regulator in the form f multiple shunt trans is to r a 'ro ss separate semi-s ction. of 
th olararray . 
ntrol pr vid es th ba ri e s ignal t th s hunt trans is tors and a l 0 pr v ides The qu nce 
contr 1 sign I for sequenc ing p r at ion f the charg r gulator and boos t regulat r. This 
sequencing is necessar to pr nt (a) s imultaneo u~ shunt and boo s t opernti n, and (b) imu 1-· 
taneous battery charging and boost op rati on. The method of s quencing is x-p laincd mor 
fu11 y n Figure 5 . 1. 1-5b . The S quence C ntro 1 establ is h shunt, charge regulat r, and 
boost r gulat r operation as a function of the voltage Ie el within the voltage r egu lation r ange. 
A ume f r xa mple that the regul ' ted bus is set at 50 vo lt s _ 1 volt; then the voltage regula-
tion range is 2 volts. Figure -.1.1-5 indicates that the range is divided into three roughl 
equi alent bands, each devoted to a different control mode . The range of the upper band varies 
the shunt from "full on " at its high level to " r'lll off" at its low level. The middle band 
similarl. varies the charge regulator, and the lower band inversely varies the boost from 
"full off " at its high Ie el to "full on" at its low level. The Sequence Control of the charge 
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::-egulator i8 an override control over the normal charge regulator control functions. If the 
shunt regulator is operating, 1. e . . it is draining away excess array power, and the batte ry 
is fully charged, the charge regulator would probably only be supplying trickle power depending 
on the charging method used. Any subsequent Sequence Control override signal would in that 
case not affect the charge regulator operation. 
The determination of relative voltage levels is shown on Figure 5. 1. 1-5c. Again V N = 1. 25 
provides the maximum power capability at Mars. However, sin e t.he array voltage is constant 
throughout the mission (same as regulated voltage), there would be a po r defic iency in near-
Earth operation as seer. on Figure 5. 1.1-1. The selection V N = 1. 2 avoids thi s condition with 
a penalty of several percent in the power available at Mars. 
The 1. 5: 1 ratio for the relative values of charger input to battery discharge is used as before 
which resulte In a similar ratio tor the raw power rangt: . 
The selection of a partial shunt over a full shunt is based on its lower thermal dissipation 
within the shunt elements. Figure 5.1. 1-6 shows the full and partial shunt options and their 
modes of operation relative to the solar array V-I curve. If the voltages of the two V-I curves 
for the partial shunt case were added, they would result in the full shunt V-I curve. As shown 
on the sketch, these are drawn to scale relative to each other, and it becomes apparent that 
the partial shunt dissipation is significantly less. It is also clear that the current requirement 
for both tyPP'3 is about equivalent. 
Figure 5.1.1-7 shows the shunt analysis for a solar array quite similar in size to the MM '69 
solar panels. This particular array would produce about 900 watts at 1. 0 AU at a panel 
temperature of 1000 F. The curve shows t,he dissipation from either a full or partial shunt 
for a nominal demand load of 200 v:-atts. The dissipation is shown as a function of array 
temperature to identify the maximum diss .'pation that might occur during emergence from an 
Earth eclipse. Each shunt section has a transistor and resistor in series. The dotted lines 
indicate the heat dissipation associated only with the transistors which is a1most the same for 
the full and partial shunt cases. It is possible that no resistors will be required for the 
partial shunt case. It was therefore selected for use in the shunt system (.:!aIXiidate. 
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5. 1. 1. 4 Candidate Comparison 
The three candidate systems are compared on the matrix shown on Table 5.1.1-1. The 
rating of each candidate against :.:' particular criterion is indicated in the rating columns where 
"1" indicates the highest rating, "~" the intermed iate rating, and "3" the lowest rating. The 
straight lowest summation of these ratings provides the basio for candidate sel~ction; no 
attempt was made to weigh the factors. 
Pertinent discussion for each criterion is provided below: 
Relative Battery Demand 
For regulated loads, batter) demand in the boost and buck systems is inversely proportional 
to the regulator efficiency and the discharge diode f'fficiency, assumed to be o. 97. Then the 
relative demands are: 
Buck demand 
Boost demand = 
.Q~ 5 x O. 97 
O. 91 x O. 97 = 0.94 
using the regulator efficiencies cited in Figure 5.1.1-2. The shunt system does not contain 
a ba~~er) discharge diode to the boost regulator and therefore, 
Shunt demand 
Boost demand = 
O. 85 x 0.97 
1. 00 x O. 5 = 0.97 
For raw loads, all three candidates provide battery power to the raw bus through diodes and 
therefore no battery demand difference exists. 
Relative A rray Demand I For regulated loads, array demand is inversely proportional to regulator efficiency: 
I Buck demand Boost demand = 0.89 0.92 - 0.97 
( 
Criterion 
Reg 
Relative loads 
Battery Raw 
Demand loads 
Reg 
Relative loads 
Array Raw 
Demand loads 
Charge 
Power 
Packaging 
Bay Thermal 
Design 
Raw Bus 
Limits 
Reg Bus 
Limits 
Ripple, day 
Ripple, night 
Response 
Battery Charger 
Integration 
Operational 
Complexity 
Fh;:xibility / 
Growth 
Redundancy 
Implementation 
* Rating Scale: 
1 = Highest 
2 = Intermediate 
3 = Lowest 
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Table 5.1. 1-1. Candidate Comparison 
Boost R* Buck R* Shunt R* 
1.0 3 0.94 1 0.97 2 
1.0 - 1.0 - -
1.0 3 0.97 2 0.93 1 
1.0 1 1.0 1 1. 02 2 
small+ - small - small-
-
Compact l C mpact 1 Shunt 
wiring 3 
Battery Battery - Battery 
-
Integr. Integr. Integr. 
2:1 :2 ~ 1. 7:1 2 1. 5:1 1 
(Zcncrs ?) 
2:2% - 2:~% - +2~ 
-
PWM reg 2 PWM reg 2 Shunt 1 
PWM reg 
-
PWM reg 
- PWM reg 
-
Medium 
-
Medium 
- Medium 
-
Variable 2 Variable 3 Fixed 1 
Voltage Voltage Voltage 
Input Input Input 
Share 2 Share 2 Sequence 1 
Boost Boost control, no 
switching 
Regulator 2 Regulator 2 Add shunt 1 
Size Size clements 
Limh Limit (day operation) 
Single 1 Sing!e 1 Multi- 2 
Function Function Functions 
I 
I 
I 
I 
I 
I 
I 
I 
I 
Criterion 
Failure Modes 
Regulator-Array 
Operation: 
Open 
Short 
Control Failure 
Regulator- Battery 
Operation: 
Open 
Shor'. 
Control Failure 
Ease of Test 
On Pad 
Flight 
Demonstration 
TOTALS 
* Rating Scale: 
1 = Highest 
2 = Intermediate 
3 = Lowest 
Table 5.1. 1-1. Car¥lidate Comparison (cont) 
Boost R* Buck R* Shunt R* 
Results in 2 Complete 2 Minor effect 1 
short power loss (multiple un! ts) 
VBUS 
,.- 3 VBUS~ 2 Array section 1 
VBATT VARRAy 
loss 
V
BUS ~ 3 0 
V
BUS 
~ 2 VBATT~ Vnus 1 
VARRAY VARRAY VARRAY 
Results in - Complete - Results in short -
short power loss 
VBUS 
< 2 VBUS- 1 VBUS VBATT 2 
VBATT VBATT 
VBUS 1 o ~ VBUS s: 2 VBUS VBATT 1 
VBATT VBATT 
Wide ground 1 Wide ground 1 Tight ground 2 
power limits power limIts power limits, 
shunt simulation ( 
probable 
Yes 1 Partly 3 Partly (Lunar 2 
(Nimbus B) Orbiter) 
~ 
33 30 25 
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Shunt demand 
Boost demand 
0.89 
0.98 - 0.91 
The shunt system Incurs an Earth/Mars matching penalty of several percent and therefore, 
the relative shunt demam is raised to 0.93. 
For raw loads, array power is supplied directly to the raw bus for all candidates. Again the 
shunt system is penalized by two percent to raise its relative demand to 1. 02. 
For charge power, small differences In charge power are associated with the relative 
b ttery demand--this is not significant as a measure. 
Packaging 
No major differences are involved. The bay equipment is about the same for all candidates. 
The buck system mayor may not require zener shunts on the array. The boost system 
requires zeners; the shunt systcm requires transistors plus additional wiring for the base 
drives. Therefore, they are rated 1, 2, 3 in that order. 
Ba Thermal Desi n 
No significant difference. Main thermal problem is probably battery integration which is 
common to all candidates. 
Raw Bus Limits 
Limits are indicated on Figures 5.1.1-3, 5.1.1-4 and 5.1.1-5. 
Regulated Bus Limits 
No measure--similar limits should be achievable with pulse width modulated electronics of 
all candidates. 
Ripple, day; with array power, the shunt system should be best since switching electronics 
are not in use. 
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I 
Ripple. night; no measure--with battery power. switching electronics are used in all candidates. 
Response; no measure--all candidates depend on response of switching electronics. 
Battery Charger Integration 
A smaller variation in the charger input voltage results in a smaller average drop through 
the regulator resulting in more efficient power usage. The shunt system. with a fixed charger. 
input voltage. is best. in this regard. The buck system mayor may not be worse than the 
boost system depending on whether or not zener array voltage limiters are used. 
Operational Complexity 
The boost and buck systems require some means for avoiding solar array /battery load 
sharing while the shunt system requires a sequence control. Since no switching of relays are 
required for the shunt system, it is rated better. 
F lexibil ity /Growth 
Power capability during array operation for the boost and buck system is limited by the 
regulator ratings. The growth of the shunt system is accommodated by adding shunt elements. 
(Shunt control can be initially designed for possible growth.) During battery operation all 
systems are limited by regulator size. 
Redundancy Implementation 
Redundancy schemes for the shunt system may be complicated by multifunctions operating 
from a single Sequence Control. 
Failure Modes 
Regulator-Array Operation 
a. Open power transistor: Circuit review of the boost regulator indicates that an 0pen 
circuit of one transistor would result in a short to ground of the remaining transistor 
with complete power loss; the bypass diode capability would be ineffective. An open 
transistor in the buck regulator obviously results in complete power loss. An open 
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( 
shunt transistor of the shunt system results in no power loss; the system can be 
easily designed to permit several such failures with re:naining transistors absorb-
ing the additional shunt load. 
b. Shorted power transistor: For the boost regulator circuit, this is a short to ground 
with probable full power loss. For the buck regulator, this is a through short am 
the output is tho same as the ~rray voltage input. A shorted shunt transistor only 
results in loss of thc as~wciatcd array section. 
c. Control failure: With bypass diode capability in the boost regulator thc output could 
be higher but no less than the array input voltagc. Inhcrently the buck regulator 
cannot produce an output voltage highcr than its input; therefore, a control failuro 
could result in output bctween zero and the highest array input. With the shunt 
systcm the array voltagc and bus voltagc are identical; this voltagc can bc drawn 
downward to the battery voltage by virtue of the bypass diodc capability f the battcry 
dischargc boost regulator . 
negulator- Battery Operation 
a. Open power transistor: Complete power loss for all camidate s~' ,tems--no measure. 
b. Shorted power transistor: Probable complete power loss for boost SystCJfl 0 r shunt 
system due to short to ground of boost regulator. Through short of buck regulator 
results in bus voltage same as battery voltage. 
c. Control failure: With uypass diode capability in boost regulator the output could be 
higher but no less than the battery input voltage; this applies to the boost and shunt 
systems. Buck regulator maximum output is limited to battery input voltage. 
Ease of Test-On Fa i 
Both the boost and buck systems can accept wide variations in ground power voltage during 
on-pad opcrations by way of array simulation or other power supplies. The boost and buck 
regulators automatically condition this raw input. The shunt system cannot function in this 
way since the shunt transistors are diode isolated on the solar array. Until appropriate 
solutions are found, the shunt system is rated lower on this criterion. 
Flight Demonstration 
The boost system has been used extensively on Mariner and Ranger spacecraft. The buck 
system has been used on battery powered military satellites and is used on the Nimbus B 
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spacecraft. The shunt system was used on the Lunar rbiter pacecraft in :1 S m what 
different arrangement. 
I The summation of ratings resulted in th select ~on of the ' hunt syst m as the c:lnctidat \ for 
further comparison with the MM '69 power system. 
I 
5.1.2 DISTRIBUTION FREQlJENCY OPTIMIZATI N I Muc1. of the power of the MM '69 spacecraft i. ac distributed at a fr quen 'y of 2.4 kJl z . This 
section provides an analysis of whether this frequency is near ptimum fr m th tandpoint 
., 
• 
weight. The only constraint is that the wave form be e ntiallyqua re . 
I The principal elements whose 'v?eights are affected by frcquency ar : (a) d l lc inv rt r 
(b) ac/dc transformer-rectifiers; (c) power source equ ipment whose size is af[ ct cd b I possible efficiency changes in the inv rters and transformer-rectificr. Each of the c 
elements are considere<.i separately below. 
I 
5.1. 2. 1 Inverter Weight I A a function of frequency , inverter weight is prim'lrily sensitive to power transformer weight. 
The weight of the pow ·c switch transh,tors and drive circuit!::i in cumparison to the output I power transform()r is relatively constant. Thus transformer weight as a function of frequency 
may be studied separately since the results will provide the most sensitive data for observing 
I 
I 
I 
inverter weight e:ffects. 
5. 1.~. 1.1 Transformer Weight 
Transformer size depends on power output, efficiency, temperature rise, ,oltage levels, am 
frequency. Specific designs were analyzed and the results are plotted in F igu re 5. 1.2-1. The 
frequency was varied from 60 to 5000 Hz u.nder the following constraints: 
a. 
b. 
c. 
Power level is COl stant. 
Efficiency is constant--hence for equal assembly mat rials and procedures tempera-
ture rise is also considered constant. 
Voltage levels are not in a range where extra insulation affects size or weight. 
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5 . 1. 2. 1. 2 Transformer-Rectifier rr / R) We ight 
The sa me assumptions established for determining inverter weight sensitivity to frequenc y 
are directly applicable to the T IR weight The curve generated for the inverter/transformer 
, eight is d i r ectI applicable to T IR weight. 
.... H ~ f. No. I, "Voltage n e6'1.llation and Conversion in Unconventional Electrical Generator 
S stems", Bureau of Weapons, Dept. of Navy, Contract No. NOw62-0984d. 
S ction 5.4, pp 108. 
Ref. No. II, "Transformers for Electronic Circuits " , Nathan R. Grossner, pp. 109. 
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5. 1.2. 1. 3 Preliminary Conclusion 
Based on the weight of the inverters and T IR's, a preliminary conclus ion io that operation 
beyom 1. 5 kHz does not provide sufficient weight gain to merit its consideration. To sub-
st~ntiate this conclu8ion, the question of overall !lower system weight effects must be 
answered. The parameter which affects solar array and battery sizing is inverter and 
T IR efficiency. This parameter is examined in the following sections. 
5. 1. 2. 2 Inverter Efficiency 1 
Inverter efficiency is mostly affected by transistor and transformer losses. The trans-
former losses are relatively constant over a wide range of frequency. The transistor and I 
diode losses, on the other hand, a~e sensitive to frequency and are accordingly treated below. 
5.1. 2. 2. 1 Transistor Efficiency 
The power switch operates either full on or full off with a finite time required for transfer. 
This transfer time is determintd by intrinsic transistor characteristics and results in 
switching power losses. The more frequent the switch transfers the greater are the switch-
ing losses. 
Since power transformer efficiency is constant by design, the inverter efficiency can be 
analyzed by considering only power switching losses as a function of frequency. These 
losses are expressed by the following equation which is derived in Section 5. 1. 2.4. 
P = fV I [0.71 ts + 4/3 
sw in c 
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I 
where: 
p 
sw 
f 
is power switch loss in watts (P occurs twice per cycle) 
sw 
is frequency 
is supply voltage less V 
ceSAT is peak collector current 
is storage time 
is fall time 
5.1. 2.2.2 Rectifier Efficiency 
Rectifier efficiency is treated similarly to the transistor switch efficiency as a function of 
frequency. The losses are expressed by the following equation, which is derived in Section 
5.1.2.4. 
I P = fVR In 1/6 t rsw rec 
I where 
I 
I 
I 
I 
I 
I 
I 
P is power rectifier switching loss in watts 
rsw 
f is frequency 
VR is peak reverse voltage seen by rectifier 
In is rectifier peak current 
t is recovery time of diode 
P occurs twice per cycle. 
rsw 
Since recover time of diodes is at least an order of magnitude faster than transistor switching 
times, it is considered negligible in this analysis for the frequency range considered. 
5.1. 2.2.3 Inverter Efficiency Results 
Transistor switching 10'" 3es along with other transistor losses (drive losses and saturation 
losses) were used in a computer program to determine inverter efficiency as a function of 
frequency. The results are shown in Figure 5. 1. 2-3 for an inverter of the Mariner '69 
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Figure 5. 1. 2-3. Square Wave Inverter Efficiency 
11. 0 
design for two sets of ts and tc This range is considered the range of best to worst cases 
for present transistors am circuit configurations. 
5. 1. 2.3 Power Source Weight 
Based on a Mariner load profile, the specific weight in pounds per watt at the inverter input 
can be determined when the inverter operates from the solar array only and from the 
battery only. Table 5.1.2-1 derives the specific weight (0.288 lb/watt) for the solar array, 
and Table 5.1. 2-2 derives the specific weight (0 . 117 lb/watt) for the battery. 
Using these specific weights and knowing the inverter efficiency and transf ormer weight as 
a function of frequency, total power system weight can be determined as a function of 
frequency. The res~as are tabulated in Table 5.1. 2-3 for several values of frequency and 
the bracketing values of t s and tf 
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Table 5.1.2-1. Primary Power Source Weight - Pounds per Watt at Inverter Input 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
Orbiter load proflle 
Far Encounter phase - Solar Array Case 
2.4 kHz Inverter load = 214 w 
Inverter Input (214/0.918) = 233 w 
Inverter load reflected at array 
Bovat Reg. Efficiency = O. 887 
Distribution Losses = O. 97 
214 
= 271 w O. 918 x O. 887 x O. 07 
Total array demand = 421 w 
Percent array for inverter loads = 271 = 64% 421 
Array W~lght: 
Cell ass'y- 50lb 
Structure - 54.5Ib 
104.5 
Percent' rray weight for inverter loads 0.64 x 104.5 = 67 lb 
Arra veight per watt at inverter input = 
67 
233 = 0.288 Ib/watt 
Table 5.1. 2-2. Secondary Battery Source Weight - Pounds per Watt at Inverter Input 
• Orbiter load profile 
• 
• 
• 
• 
• 
• 
• 
• 
• 
Orbit insertion phase - Battery Case 
2.4 kHz Inverter load = 179.5w 
Inverter input (179. 5/0.910) = 197 w 
Inverter load reflected at battery 
Booat Regulator efficiency = 0.842 
Distribution loss = O. 97 
179.5 - = 242 w 
O. 910 x O. 842 x O. 97 
Total Battery demand = 326w 
242 
Percent battery for inverter = 326 = 74% 
Battery weight = 31 lb 
Percent battery weight for inverter = 0.74 x 31 = 231b 
23 Battery weight per watt at inverter input = 197 = 0.117 lbs/watt 
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FREQ 
Hz 
t =5 t = 3 
s ' f 
1,000 
2,400 
4,000 
t = 15 t = 10 
s ' s 
1,000 
2,400 
4,000 
6,000 
Inverter 
Load 
SA/B 
% 180 
% 180 
%0 180 
X 180 
~ 180 
% 180 
% 180 
Table 5. 1. 2-3. Power System We''tht 
Inverter Total Solar 
Inverter Input T ransforme r Array Battery Total 
Efficiency SA/B Weight Weight Weight Weight 
0.905 ~ 7.4 68.0 23.2 98.6 198.9 
0.904 ~ 4.4 68.3 23.3 96.0 199.2 
0.900 ~ 3.0 68.6 24.0 200 I 
0.902 ~ 7.4 68.4 23.3 99.1 199.5 
0.896 ~ 4.4 68.8 23.5 96.7 201 
0.888 % 3.0 69.4 23.7 96.1 203 
0.879 % 2.6 70.2 24.0 96.8 205 
Total Trans Wt. Includes T /R and 
Inverter. 
Weight - pounds 
Array - 0.288 lb/watt 
Battery _. 0.117 lb/watt 
SA/ B - Solar Array /B~1tery 
~.~ ,. 
-
...--~ 
~ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
5.1. 2.3. 1 Conclusions 
The results of Table 5. 1. 2-3 indicate that frequency has little effect 0 weight within the 
frequency range examined. While operation at 4 kH z appears optimum, the weight gain is 
only about 0.5 pounds (or 0.5 percent) compared to that at 2. 4 kH z . This provides little 
incentive for considering a change from the frequency presently used on the MM '69 system. 
These results are consistent for the e",1;remes of ts and tf cons idered. 
5.1. 2.4 Inverter Efficiency Analvsis 
This !lnalysis considers the effect of operation frequency on inverter efficiency . The 
inverter efficiency is mostly affected by transistor losses and transformer losses. In addi-
tion, the affects of load transformer-rectifier (T /R) must also be considered. Transformer 
losses are, by design, relatively constant over a wide frequency range. The transistor and 
rectifier losses on the other hand are sensitive to frequency and are accordingly treated 
below. 
5. :i.. 2.4.1 Transistor Switching Losses 
The switching losses are determined by intrinsic switch characteristics. These characteris-
tics are altered by drive control and load. Drive control is primarily determined by load 
current magnitude, and it affects switching losses only if insufficient reverse bias is provided 
during the switch off time. Assuming that drive control conditions art:! adequate, load is 
the only remaining parameter to affect the intrinsic characteristics of the transistor switch. 
Part of the real load is the power transformer, and it is examined along with load to estab-
lish the conditions during switch transfer from on to off. 
The equivalent circuit seen by the transistor switch is shown. in Figure 5.1. 2-4. Switches 
Ql and Q2 are the power transistors, T is the ideal transformer, RL is the nominal load, 
and the balance is the transformer impedances seen by the power switch. The transformer 
impedances somewhat distort the desired square wave. Further, the switches are not 
considered fully open or closed until the transformer is in a stable state. Thus, the 
transistor switching time is affected by the transformer frequency response. Note that 
high frequency characteristics are de~irable for the transformer. 
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EIN RL ~ 0 
Q2 
Figure 5.1. 2-4. Transformer Equivalent Circuit 
The design of transformers with high frequency response involves many factors. Their 
effect may be analyzed indirectly by considering switching losses over a wider range than 
those suggested by the transistor manufacturer. 
5.1. 2. 4. 2 Transistor Switching Diagrams 
The transistor switching diagram for a push-pull configuration is shown in Figure 5.1. 2-5. 
The switch forcing function is the drive power shown in time only for Q1 and Q2. Consider 
that Q1 is on and the level of collector current I c is determined by RL . At time t1 the drive 
to Q1 is removed and drive to Q2 is applied. Collector current of Q1 continues to flow due 
to load effects and transistor storage time, t • Transistor Q2 starts to turn on denoted by 
s 
the fall of V and rise of I 2' Since Q1 is still on and Q2 is turning on, the high impedance 
ce c 
normally presented by the transformer is reduced such that I of Q2 rises to a level deter-
c 
mined by transistor drive current and gain. For this analysis a gain limit of two times that 
required is assumed. Therefore, Ic2 rises to 2Ic2 until Q1 begins to open such that the 
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Figure 5. 1. 2-5. Switch Voltagc-Current-Time Diagram of Push-Full Inverter 
impedance presented by the transformer increases redu~ing Ic2 to Ic2 level determined by 
R
L
. Thus, the diagram shows the relation between rise, fall, and storage time of a 
transistor. Note that the rise time, t , is a function of t and tf . The switching d iagram r s 
associated with the time diagram is Figure 5.1. 2-6. The power dissipated during the 
switching period is then the summation of each period of t , t , t f ; wh~re t is f (t , t f)· r s r s 
5. 1.2. 4. 3 Power Dissipation General Case 
Since the voltage-current for each time period of the diagram can be cons idered linear, a 
general case power dissipation for each time period may be derived. Consider the general 
case for linear switching shown in Figure 5.1. 2-7. The instantaneous r.mrrent is 
i = I + _Y.L--_...:.!.... (I - Ix) x tl t, 
and the instantaneous voltage is 5-29 
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Figure 5.1. 2-6. Switching Diagram 
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Figure 5.1. 2-7. Linear Switching 
t 
J 
I 
I 
I 
v = v 
x 
The power for this interval is 
t1 
P 1 f v i dt, = '-T 
0 
where T is the period of reoccurrence. 
This equation reduces to 
P = 1 
T t1 [1/6 (V I + V I) + 1/3 (V I + V I) . xy yx yy xx 
Thus cach interval is exam:ned using this equation and the total switching J sse i ' a 
summation of each interval during period T where T iS~ and f is frequency of operation. 
5.1. 2. 4.4 Derivation of Transistor Switch Luss 
The gene 1'al eqllution for linear switching is 
P = ft [1/6 (V I + V I ) + 1/3 (V I + V I ) J. 
xy yx yy xx 
Heferring to Figure 5.12-5, at Q2 turnon the rise time, t , is shown in two parts. The first is 
r 
shown related to storage time, t , and the second is shown related to fall time, t. Power 
s f 
loss during this time period is 
P 
r P (t + t f ). r s 
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Since V nearly equals 2V. wh n the trans iBtor is off, V. is used for clarity because V 
ce 10 10 ce 
appears later when the trans istor is n. F r th sw itching period calculations the transistor 
V cCSAT is considered zero s inc the rror is much less than one percent. 
The powcr loss during risc time is as f Hows: 
P (Part 1) 
r 
P (t ) = (t 
r s 
1/ 6 (2V. 21 + 0) + 1/ 3 (2V. 
10 c 10 
P (t ) 
r ~ 
ts t f 
= (V. I (2 ;:~ t +4/3·---) 
10 cs t +t 
s ( 
P (Part 2) 
r 
t + t 
s f 
1 + 0) + 1/3 (0 + 2V. 
c In 
t 2 
= fV. 1 (1 /3 _ f _ 
lO c t + t 
s ( 
+ 4/3 ) 
t t 
= f V. 1 (2 / 3 t + 4/3 s f 
10 C s ts + t( 
Power loss during the storag~ time is P (t). 
s s 
P = ft [ 1/6 (0+ 0.1 V. I) + 1/3 (0.1 V. 1 + O)J 
s s 10 C ill C 
P = f V. 1 (0. 05 t ) 
s In c s 
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21 + U) 
c 
t + t 
s f 
) . 
21 ) ] 
c 
( 
I 
I 
I 
I 
I 
I 
I 
) W r I s during th fall lin ' is Pf (t f ). 
f 
f \ 1 (1 / :3 t f) . in 
Th t tal \\' it hIs s at' 
P I S5 = P + P p 
' \\' r ' f 
PIss 
sw 
.= f \ 1 
in 
.71 t + 1/ : 
.1 V , 
111 
t t f 
t + t 
s f 
+ J / ; 1 / :3 l 
This p \\'c r I s du t swilchin ()' i describ cI by f, \ " t , t f . (~t th a t thi 111 (' 
ccurs twice pcr c 'cle.) 
N te that if fr qucncy inc rca s the p r cnt time that th tran i 
, 
r i n b III s . 
Theref re, in rder to supply th an1(' a\ eraO' I ad L1rr nt th p ak r LILT nt I 
- (; 
mu t inc rcas as fn.:qu ncy incr as Th d rh ed fact ~ (fro m next I aragraph) ( r thi i , 
5.1.2.-1. 5 Collector Current Frequency Correction 
In tcrms of transistor efficienc~' as a function of frequ nc\' \\'h l' the a\'C1'a ' CLIIT nt i 
constant and the percent of on time dccreases due to [Lx d switch tim and h rte1' n time, 
I increases as a function of frequency to maintain the a\eraO'e cur!~ nt-
c 
I 
lAVE = K A - Constant per load requirements 
= I at frequency equal to zero 
c 
then I AVE = Kf Ic at frequency greater than zero, where Kf is a factor which changes as a 
function of frequency causing Ic also to change in order to maintain a constant IAVEo The 
factor Kf is determin by reference to Figure 5.1. 2-8 and the following text. 
For simplicity it is assumed that no power is delivered to th~ load during [he periods (ts + tf>o 
Then 
where: 
lAVE = 
1 
2f 
1 
2f 
1 
2f - 2 (ts + t f> 
1 
2f 
Kf simplified is 1 - 4f (ts + tf> 
I 
c 
If Kf decreases as a function of frequency Ic must increase as a function of frequency by the 
inverse of Kf in order to maintain a constant lAVE ° Thus, I is corrected for frequency by _c 
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1 T = -f 
Figure 5.1. 2-8. Inverter Collector Current-Time Diagram 
Note that if the peak I increases then the base drive must correspondingly increase, the r efore 
c 
the base drive must also be adjusted by the same factor. Note also that saturation losses 
increase by the same factor and is accordingly adjusted. 
The inverter efficiency is 
17 = 
P output 
P output + Transformer loss + Transistor loss 
P 
0 
17 = p + (0.05) P + Transistor loss 
o 0 
, with a 95 percent efficient transformer 
1 
17 = 1. 05 + transi~tor loss 
0 
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Knowing t.ransistor losses permits calculation of efficiency. 
Transistor losses are 
P = 2P + P + P 
total sw drive sat 
where: 
P = EQ 1, 
sw 
Pd. = O. 025 P , and 
rive 0 
P = V 
sat ceSAT Ic where P sw ' Pdr ive' P SAT are corrected by multiplying by EQ 2 
since all are related to I . 
c 
A computer program was prepared wht're ts' t f , V e' I , V ,P are inputs, f is varied c c ceSAT 0 
from 400 Hz to 11,000 Hz, and outputs are P , p. P P EFF <"). A com-
sw drive' SAT' total' 'I 
puter printout for two cases are in Table 5.1.2-4. 
c 
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Tahle 5.1.2-4. Computer Printout for Inverter Efficiency as a Function of Frequency 
R£ADY 
I,..ORT 
TS Trr 
po 
48 Qt. " 
I t'JfJ9. C! 
I 5'" QJ • ., 
2"80." 
~5~~. 8 
3808. " 
3500. " 
.00. " 
50 0 CIt. A 
7~~Qt. " 
9RAC!t.CIJ 
1 1 OJA0. " 
TS Trr 
rr 
4(;1} 0." 
1~"'~.(.J 
1 50 CIt. ()9 
~()9OJ~.~ 
~5~0." 
3~ 0C1J. 0 
350 (;1}." 
.., '!JOJ. " 
5<'J OJ OJ. OJ 
7~ OJ~. OJ 
9", A". " 
I ! "'", OJ. Qt 
CALCl~ATtON O~ TRANSISTOR SWITCHING LOSSES 
VTN Ie VCE PLs 5 3 55.3 ., .7 208 
PSW P.SAT PD~tVE PTOTAL E~F" 
8.879 2.SJ04 7.489 U,. 371 9.908 
C1,. 1913 2. "09 7.424 10.6213 0.997 
0.297 2.814 7.436 1'1,.844 0.906 
0.397 2.818 7.448 11.06" A.905 
9.497 2.q~3 7.46A 11.276 0.994 
4'1.597 2.827 7.472 11.494 0.903 
0.698 2.832 7.484 11.712 0.902 
0.799 2.836 7.496 11.930 0.901 
1 • ""2 ?.846 7.52A 12.3709 ~.$J99 
I .412 2.q64 7.570} 13.258 ".896 
I • q?7 2.$JR3 7.619 14.157 0.892 
~.~4B 2.902 7.670 15."'69 0.889 
VtN IC VCE PL= IS 10 55.3 4 .7 2~0 
p~w PSAT PDRtVF: PTOTAL Err 
C1J.254 ~. q 11 7.4101 1~.749 0.9"6 
0.639 ~.~?~ 7.475 11.5q2 0.9"'3 
'-'.9,,4 ? ~4 .1 7.513 12.283 ~.900 
, .P9? ~.q57 7.5151 12.992 0.~97 
1.623 2.q72 7.590 13.7(;1}q 0,. R94 
1 .95«3 2.B87 7.6?9 14.431 ~.i391 
2.296 2.99t2 7.66R 15.162 0.~9~ 
2.639 2.917 7.70R 15.900 A.QRS 
3 · 332 2.9 .. 7 7.7~9 17.4A0 0.~8~ 
4.765 3. ~ II 7.957 20.497 0.i363 
6.26OJ 3.0}77 foJ.132 23.730 0.'J56 
7.Q?4 3.146 8.315 27.108 0.343 
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5.1.2.4.6 Rectifier Switching Losses 
Using the general equation for linear switching derivM previously. the diode rise and 
fall time losses are derived with reference to Figure 5.1.2-9 as follows: 
The rectifier voltage-current curve shows that very little power is lost in the diode during 
the rise time. The primary power loss is during t'le fall time, which is the diode recovery I 
time. 
P = ft [1/6 (V I + V I ) + 1/3 (V I + V I ) ] 
xy yx yy xx 
where: 
P f is power rectifier switching loss in watts. 
t is time 
f is frequency 
VR is reverse voltage seen by rectifier 
In is forward current at time of switching off 
t is recovery time of rectifier. 
rec 
Total rectifier losses are 
P 
total 
P total 
= P forward + 2P f' 
= Vfld + 1/3 fV Idt r rec, 
where V f is forward voltage drop. 
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(Eq 3) 
VR -- , 
Vt -~ 
V -~ f 
I 
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v V TIME 
x y 
2 I 1 0 , 
ID I x , 
V \ I x J y 
VOLTAGE - CURRENT-TIME DIAGRAM 
FU LL-WAVE RECTIFIER 
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V 
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1 
\ 
FORWARD 
Figure 5.1. 2-9 Rectifier SWitching C!1aracteristics 
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5.1.3 POWER SWITCHING AND DISTRIBUTION 
This section discusses the present status of electrical equipment design in the power control, 
switching, and distribution areas of power system design as they midht relate to future 
Mariner spacecraft. The informati.on presented here is based primarily on hardware 
experience with the Nimbus satellite, the Gravity Gradient Test Satellite, Biosatellite, 
and classified programs. All of these systems use dc distribution and the concepts dis-
cussed are applicable to such dc sysLems in general. The specific design characteristics 
to be discussed are: 
• Flexibility to incorporat.e changes 
• Command Input Redundancy 
• Driver Failure Protection 
• Command Matrix Implementation 
• Noise Sensitivity 
• Relay Coil Suppression 
• Soft Commutation 
• Contact Suppression 
No specific recommendations are made at this time. However, detailed experimental and 
analytical evaluation of some of the conf!epts reviewed in this section should be undertaken 
in Phase ll. 
5.1.3.1 Flexibility 
In the context of power switching and distribution deSign, flexibility pertains to the ease of 
incorporating changes which normally arise in the course of a hardware program. 
Such flexibility has been attained by locating as many switching functions as possible within 
a single distribution unit including the provision for spares. The use of a single distribution 
unit has the advantage of concentrating switching and distribution design within one area of 
specilization and usually results in a more uniform selection of switching devices, more 
efficient packaging, and reduced noise susceptibility. 
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All power switching has been typically accomplished with standard latching and holding 
relay styles. Most applications can be accommodated with contact ratings of two or ten 
amperes. A long history of performance of these standard devices increases confidence in 
their use and also reduces replacement costs and simplifies logistics. 
The practice has been to separately compartment the relays and relay drivers. Relays are 
insensitive to noise, require a s ig!lificant energy pulse to activate the contacts, but are noise 
generators. The transistorized relay drivers are very sensitive to noise and are protected I from relay transients by a separate enclosure. The wire carrying the relay coil signal 
can have noise induced on it between the transistor driver and the relay coil, but the coil 
will not respond to this low energy noise. 
Spare relays are provided in the power control unit for flexibility and growth as the system 
evolves. All contacts are wired out to the electrical connector on the component, and multiple 
diode isolated lines are prewired to allow for redundant commanding. The spare relays are 
tested as part of the component acceptance and qualification test program, and thus are 
available in the vehicle to support required changes. The multiple use of similar relays in 
the component qualifies the new application without special attention to the previously unused 
I relay. 
The spare relays are made accessible to the system by changes in the vehicle distribution 
harness. The concept here is a rear-release crimp contact in the harness conncctor that 
allows wires to be switched from one termination point to another without cutting, splicing, 
soldering, or potting. The electrical connector is disassembled, the required change or 
additional wiring applied, and the connector reassembled. The changed hardness is revalidated 
by a full electrical functional test to assure that the required change meets the application. 
The change does not require that a component be recycled back to the wire shop, thru an 
electrical functional check, or thru a requalification cycle. The schedule impact on the 
vehicle flow cycle when the change is incorporated in the vehicle harness is in the order of 
four to twelve hours, depending on the complexity of the electrical functional test to verify 
and revalidate the harness. 
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The crimp contacts eliminate a requirement for skill, judgment, and competence on the part 
of the opel.ator. The wire is cut and stripped of insulation to a calibrated length with an 
automatic hand operated thol, the contact is placed on the stripped end of the wire, and a 
calibrated crimping tool makes a metalJurgical pre ure bond between the w ire and the 
contact. These tools are calibrated daily as they flow to and from the tool crib. The finished 
contact can be inspected after the operation is complete to insure that the wire protrudes past 
the crimp portion, that the indentations at the en np section are of a sufficient but not excess-
ive depth, and that the insulated portion of the wire extends sufficiently. 
5.1. 3. 2 Command Input Redundancy 
Protection against an open command I ine on an essential function can be designed into the 
hardware by providing two or more commands to the same relay coil from various coil 
drivers in the same or different sources. An example of this is a lock-stepped sequence with 
a timed command capability. Once the critical sequence is initiated, the initial and each 
subsequent command activates its own event and starts a separate timing circuit that will 
time out after the next command is due. If the command does not occur, the back-up timer 
activates the next event, and diode isolation prevents a fault in the command system from 
preventing the back-up timer from initiating the next event. 
As shown on Figure 5.1. J-l this concept provides protection against an open command line, but 
does tend to complicate the required vehicle wiring. 
5 . 1. 3.3 Driver :r-'ailure Protection 
When it is necessary to protect against a shorted relay driver applying continuous power to a 
latching or holding relay, the protection can be provided by switching both ends of the relay 
coil. It should be noted that a shorted relay coil driver in a conventional system with a 
common ground return will prevent deactivation of either a latching or a holding relay. This 
is obvious in the case of the holding rela.y, and is also true for the latching relay, since the 
magnetomotive force generated by both the set and reset coil are essentially equal and in 
opposite directions. It is thus impossible to reset a latching relay when continuous power is 
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COMMAND I 
K RELAY 
I 
COMMAND 3 
Figure 5.1. 3-1. Redundant Commanding 
being applied to the set coil. To activate an event it is thcn nccessary to turn on p sitive 
power to the top of the coil and also provide a ground return for the bottom. F;iilure of 
either switch in a shorted position is insufficient to maintain power on the relay coil. 
Figure 5.1.3-2 shows how protection is provided against a shorted command line on either 
the positive or ground side. Two failures are required to cause a malfunction of thc rclay. 
5.1. 3. 4 Command Matrix Implementation 
The driver failure protection described above at least tloubles the amount of vehicle wiring. 
When power control is centrally located, the protection can be provided and the vehicle wiring 
can be reduced by using a matrix concept for relay activation as shown on Figure 5. 1.3-3. When 
the Xl command line is energized, nothing will occur until one of the three Y command lines 
is returned to ground. If command line Y 2 is returned to ground at the same time that the 
Xl command line is en.3rgized, then relay coil K12 will be activated, but no other relay. 
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Figure 5.1. 3-2. Driver Failurp Protection 
COMM AND X 2 
eMMAI'D Y 1 --
)~.n.'AND y 2 --
COMMAI'D Y 
Figure 5.1. 2-3. Simplified Command Matrix 
J 
This c ncept all \ 2 n eve,ts t b . mmanded with 2n s parat c m mands \\ h n th 
. mm __ nd ar arran cd in a squar an'a ' a h \\ n. At 1 ' :.1 ,t tw failul' s al' I' luir d 
b If r a malfuncti n u r. II (W V L', if an ommand lin f il , tw< . nt will 
ccur when ver a c mmand is issu 'd. Th d sir cu I', and at th a III \ 
tim th valid c m mand \ ill om pl ,t th ircuit f r th fa il mmand lin " and all \\' 
that vent t ccur al o. It is t' 'Iativ!) as t UH faUu r , and a nting Ilt rn d 
capahilit w uld all \ 
aLter a valid c mmand mpl t I th 
5.1. 3.5 Noise Sensitivity 
o m man Ii t , to I' "t th un I ' ' i r v nt imm diat Iy 
ir cuit f r a fail d ') mmancl lin. 
I When a l' la i t b activat d, uffici nt nerg mu t b UIJpli d in th [rill f an I ctri-
cal I ulse to tablish a magnetic fi ld sufficient to v r m a spring f rco L' training th 
I moving' nta t. El' tr m:lgn ti L'ela are r lati n iti t a pul 
f a significant ma nitude and duration i required t acc mplish th v nL Fig"lll' 5 . 1.: -.j I sh ws a typical rela characteL'istic f l' a c il rat d fo r t\\ I - olt ser ice u cd in a 
t\ ent -eight v It stem. 
I 
The tran istu rizeu reb driver is an activ amplifi r, and \\' ill act nan pu I ' f til f proper polarity thru the gain of the transistor to p s ibly cause pr bl ms. These pr bl ms 
are minimized b 1 cating the rela drivers in a l' lativel qui t region rem te fr m til 
I rela., s . The l' laj s are extremel n is and would ('ause th rela\ dri rs t L' act in a. 
d trimental fashi n. 110\\ ever, the 1'e lays can exist in th ir \\ n envir nm nt and ar insen-I sitive to th il' \ n noise. 
5.1. 3. 6. Relay Coil Suppression 
When the current through an inductive circuit is interrupted, a large p tential may app ar at 
the ternHnals f the inductor. The en rg stored in an inductor because fa tead - tate 
current must be dissipated before the current goes to zer . When the coil i driven b a I semiconductor switch, the energy ma destro ' the switch if not controlled. A simple 
I 
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Figure 5. 1. 3-4. Relays Insensitive to Noise 
protection method uses a conventional diode suppression circuit where the induced voltage 
forward biases a diode to provide a current path as shown on Figure 5.1.3-5. 
The turn-:>ff transient can be more effectively ntrolled by replacing the switch ,. ' "th an 
active circuit capable of supplying to the coil a current with diminishing magnitude. The 
rate of change of current may then be constrained to values low enough to avoid induced 
voltages. L'l Figure 5.1. 3-5 the transistor traverses the active region at a slow rate, and the 
only consequence is an increase in the pull-in and drop-out times of the relay. 
5.1. 3. 7 Soft Commutation 
Of special interest in power control is the radiated field generated when current changes in 
a vehicle harness wire. To limit these fields to acceptable levels, it is necessary to control 
the rate of current rise or fall to values in the order of 5000 amperes per second. This can 
be accomplished by providing line inductance, or by controlling the rate of change of current 
with semiconductor switches. Figure 5.1.3-6 illustrates these approaches. 
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Figure 5.1. 3-5. Cuil Suppression 
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5.1 . . i , 8 Contact Suppression 
An inductive load will not allow current to change instantaneously, and when a relay contact 
att('mpts to int{;rrupt such current flow an arc is established. The duration of the electro-
magnetic noise generated is increased by coil suppression, since the drop-out time increases, 
and is also increased if the load is deliberately made inductive to control the rate of current 
rise at turn-on. 
The arc suppression problem can be solved by a resistance-diode-capacitance network across 
the relay contacts as shown on Figure 5.1. 3-7. The rapid voltage rise at contact opening is 
caused by the inductive load keeping the load current essentially constant. This current, 
on contact opening, is fed from the distributed capacity of the circuit wiring. As the voltage 
rises, at some value of voltage, arcing will occur across the contacts, dischargin~ the 
wiring capacity. If the load inductance is large, the load current will not have decreas ed 
appreciably, and the process w ill be sustained at an increasing value of breakdown voltage 
since the contact gap will have increased. 
1 
CONTACTS 
WAD~ 
Figure G.1. 3-7. Contact Suppression 
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The value of capacity to be furnished must be sized to limit the arc-over voltage. Its size 
is a function of the load current and the opening time of the contacts. 
It C - V 
whe re: C -= Capacitance required in farads 
I - Load current in aniperes 
t = Opening time in seconds (to any 6ap value) 
V = Gap breakdown at any spac ing in volts 
Just prior to contact closure this capacitor is charged to the bus voltage that has been acrOSR 
th open contacts. When the contacts close, thls capacitor is short-circuited across the 
conta ts, causing excessive surge currents and rapid contact dt:terioration. This reclosurc 
surge can be controlled by a resistor in series with the capacitor to limit the surge current to 
a safe value. A good approximation is to make this reFistancc equal to the load resis tance. 
The ~.oad current will increase from zero because of the inductive load, and the surge 
current will decrease from its initial value due to the CR time constant. 
The series resistance destroys the capacitor's effectiveness to furnish the current when the 
contacts open, but this defect ce ..• be corrected by shorting the resistor with a diode. The 
series resistance for surge protection on contact closure is still retained. 
Information required to size the arc suppression circuit is: 
a. Equivalent series inductance of the load 
b •• Equivalent series resistance of the load 
c. Distributed shunt capacitance of wiring between contacts and the load 
d. Contact closure time, maximum at worst case 
Pre liminary experimental evidence indicates that arc-over occurs at some low value of 
voltage before any significant ga!l has been achieved, and that this arc is maintained at 
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1;' volts or less during an opening time of two milliseconds. The capacity would have to 
furnish load current to prevent this voltage from appearing across the contacts. The phenome-
non apparently is controllable only by the rate of voltage rise across the contacts. A 
minimum value of capacity would then appear to be: 
C - ILOAD x 1 DV 
Dt 
DV 
where Dt is the maximum voltage rise that will not ignite the arc. 
volt / miCrosecond, making: 
C = lLOAD microfarads 
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It is on the order of one 
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5. 1.4 PCU FAILURE DETECTION 
5.1. 4.1 Fault Sensing Crl~eria 
The concept of replacing a faulty power conditioning unit (PCU) with a standby unit implies 
that measurement of the original unit against a set of perionnance criteria is necessa ry. 
Figure 5. 1. 4-1 shows the functions of a fault detector based on such criteria for transferring 
operation to the standby unit. This section considers and defines such criteria for repre-
sentative types of PCU's. 
Any particular PCU has a defined functional re~uirement for a given set of external con(ii-
tions. For example. a series dissipative voltage regulator is required to deliver power 
within a specified voltag~ tolerance providing the input power is available within a certain 
voltage range am providing the output load is within certain limits. If these external 
operating conditions are satisfied. the regulator requirements themselves serve as the 
criteria for proper unit operation. Thus, in the case of the series voltage regulator, the 
delivery of power within a specified voltage range serves as the fault sensing criterion pro-
viding the other external conditions are satisfied. A broader set of criteria must, however, 
be JX>stulated to cover those situations where the external conditions are not satisfied. The 
series regulator, for example, cannot be expected to function normally if the input voltage 
is too low. Under this condition, th~ fault sensing criterion based on normal input conditions 
would have indicated a failed regulator. Thus, the general definition of fault sensing criteria 
must consider both normal and abnormal external conditions. 
There are several ways for attacking this general problem. First, the behavior of a properly 
functioning PCU can be studied for the entire range of normal and abnormal external condi-
tions, and the results, either analytical or experimental, used to establish fault sensing 
criteria. Consider again the series voltage regulator. If the input voltage is too low, a 
properly functioning series regulator will simply produce the input voltage at its output 
with some deviation depending on the load. By varying the input voltage over its entire 
abnormal range, the PCU behavior (specifically the output voltage variation), can be mapped 
for different load conditions. The resulting mapping function can be considered as an 
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analog model representative of proper operation of the PCU. Conceptually, this model 
could serve as the basis for fault sensing criteria, 1. e., in an actual mechanization the 
behavior of the operating PCU would be compared to the analog model. Practically, of 
course, this approach is difficult to implement. It would probably be complicated because 
of the impUed computer fU:lctions, and the mapping function might be difficult to prodict, 
duplicate, and verify. 
A second more practical way of considering normal and abnormal external conditions is to 
recognize the abnormal conditions and avoid comparisons during such periods. For example, 
if load on a PCU is excessive, its corresponding low output voltage would be ignored as a 
criterion of failure. The definition of such inhibit functions is not always obvious and must 
be examined carefully for each PCU type. For example, a low input voltage to the series 
r.egulator could have been caused by failure of the regulator and a fault sensing inhibit would 
not be desirable. 
The second approach has been adopted in examining the fault sensing criteria for the following 
typical PCU'S: 
a . Series dissipative regulator 
b. Inverter or converter 
c. Switching regulator (buck, boost, etc.) 
d. Shunt regulator 
Table 5. 1. 4-1 summarizes the fault sensing criteria and inhibit functions for these pCU' s 
in accordance with the nomenclature shown. As indicated for the first criterion, the table 
should read as follows: "Failure indicated when V 0 > V RMAX except if VI > VlMAX or 
I < I " 
o oMIN' 
The following sections provide more detailed discussion on each PCU type. 
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Cil 
I 
c..' 
.l:. 
PCU Type 
Series dissipative 
regulator 
Inverter, 
Converter 
Switching 
Regulator 
Shunt 
RebUlator 
Table 5.1. 4-1. Fault Criteria Summary 
Failure Criteria Inhibit Zones 
Failure indicated when-, rL except if-, 
r: Vo >VRMAX t.VI > VIMAX 
or 
10 < 10 MIN 
VO<VRMIN VI <VIMIN 
or 
10 >IOMAX 
10 < ~ ~<~IN 
V 0 ti K1 VI VI <VIMIN 
10 >IOMAX 
10 t- K2~ ~<~IN 
VO>VRMAX VI>VIMAX 
or 
10 <IOMIN 
Vo < VRML~ VI <VIMIN 
or 
10 >IOMAX 
Po <1) MINPI 10 <IOMIN 
or 
10 >10MAX 
or 
~ <~{IN 
Vo > VRMAX IS (= ~ - 10> >~MAX 
Vo < VRMIN IS (= II - 10> < ISMIN 
--
Nomenclature: 
I Current 
V Voltage 
P Power 
1) Efficiency, output power I input power 
K A rbitrary constant 
Subscripts: 
I Input 
o Output 
R Regulated 
S Shunt 
MAX Maximum value of previous subscript 
Ex. V o MAX = maximum output voltage 
MIN Minimum value of previous subscript 
1,2, . •• Arbitrary designations 
I 
I 
5.1.4.1.1 Series Dissipative Regulator 
The eries dissipative regulato!' is d s ribed by th three 'u!'v s of Figur 5.1. 4-2. Th ir 
r lati n with ach criteri n of Tabl 5.1. 4-1 is as follows: 
a. Vo VRMAX: urv A shows th relati nship of VI :lI1c1 V • Vo f II \\' VI up to a 
b. 
c. 
certain minimum valu'\ (VIMIN) an I r mains constant until m maxirnL, .. :t 11o\\, :lhl«.' 
value of VI (VIMAX). Th reaft '}" V inc r a ~ a' untin~ for th '" inhibit fun lion 
VI> VIMAX• Curv C sho\\ s th I' lati nship f V an I \t ('1' low valu s of 
10 , Vo can in raase ab v th I' f,'Ulati n limits a ' 'ounting for th '\ inhibit I 
I MIN. F o r s Ii eli sipati r gulat rs, I MIN i pra'ti all ' ze r , and th 'I' ' fOI' " 
the possiL~' ris in V i not h wn. 
V V RMIN: The inhibit functi n VI ' VIMIN follo\\s from 'un'\ A \\hen \O ~V I up 
t th point wh r VI VIM IN. u r shO\ a el 1'0 ping utput for I 1\1 AX 
ace unting f r thi nd inhibit. 
10 II: In a s rj ( s dissipativ r gulato r, th input 'UIT "nt is 
CUlT nt f r :.111 c ncliti ns with appreciable in quality only :It V 
on curv • The app rop ri:lte inhibit function i " th' I' fo re, [I 
qual t th ou tput 
ry 1L)", IO:lcls as 'hown 
lIMn,' 
5. 1. 4. 1.2 Inverter or Converter 
Inverters or c nv ["tel'S ar d s 'ribecl by th thr cur e ' of Fig'llr ' 5.1.4-:3. Th 'ir r lalion with 
th rit ria described in Tabl 5.1.4-1 are as follows: 
a . Vo I Kl VJ: Since invert 1'S and con ert 1'S ar tri,tt voltag \ tran f nnati)l) 
cia 1C • the oltagc l'ati s hown b 'UI'V \ i 'n ' lant p l'ovicling' VI i s ~I' ' at I' than 
b. 
OOle VIMIN (usually about 10 v It determin d by wit h \ olt:q:~ e(n 'iell 'y). N I'm:tl 
p, rformance is cxp cted a I n~ as VI is above VUJlIN as sh wn 'un '\ A and c. 
Cur c als shows that \\ith I I MAX, Vo d cr as s :tus ing th rati V / VI : K: 
h \\' \ 1', a transfer is inhibited b aus I I 1\IA)\ is :111 ov 1'1 ad. Th I' for • 
an output volta ge failur is indicnt I \\'hen V : Kl VI' x 'cpt for inhibit nditio ns of 
VI V:MIN and 10 > I MAX. 
I . K2 II : Curve B show th' input curl' nt, VI' as a function 
This ratio under norma 1 pe rformance is on tant abo\ II1\lIN ( 
1 s of PCll). If II 1'i.. es du l aclcliti nal int fllal I ss ,th 
P U is fail el, cxc t if II I rr · K _ II and II 111\1 IN ' 
ThlIN' 
f loud urI' nt, I . 
tablish ' <1 'y fh cI 
n I ) • K:.. 11 :lnd th 
the 1 is fail d. 
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Figure 5.1. 4-2. Voltage - Current Characteristics of Sellvs Dissipative Reb1..11 ~t0r 
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Figure 5.1. -1-3. \ oltage - Current Characteristics f Inverte r or Converter 
5. 1.4. 1.3 Switching Regulators 
The switching regulator is described by the three curves of Figure 5.1.4-4. These curves describe 
th e general characte:ristics of buck, boost, buck-boost and converter or inverter/regulator 
(' · ... rniJinations with a single critical output. Their relation with the criteria des\!ribed in T Lill Ie 
5.1.4-1 are as follows: 
a. Vo >VRMAX : Curve A shows the r e lationship betw~en VI and VO' This curve is 
similar to the series dissipative regulator VI Vo curve, except Vo may he greater 
or less than VI. Curve A shows that Vo VRMAX when VI> VIMAX ; therefore, the 
PCU is failed when Vo > VHMAX ' except if VI VIM AX' Curve C shows that Vo VnMAX 
if 10 loMIN ( a characteristic of th LC output filter under light loads). Therefore, the 
PCU is failed wh~n V 0 > V RMAX' e cept if 10 < IOMIN ' 
b. Vo VRMIN : Curve A Rhows that Vo VRMIN when VI VIMIN and Curve C shows 
that Vo VnMIN when I loMAX' Therefore, the peu is failed when Vo ,., VRMIN, 
except when VI ,., VIM IN and 10 lOMAX. 
c. Po 11MJN PI: Curve C shows that between IOMIN and lOMAX, V is within 
regulation limits and the eftlciency is reasonably constant and greater than ~rN' 
If P 0 "" 11 MINPr the !">CU is failed, except if 10 ,., 10MIN and 10 >IOMAX' It is 
possible to have an efficiency failure when 10 < 10M IN . CUl've B shows that to r 
10 = IoMIN. there is a II - IIMIN' If Po 7JMIN PI' the PCU is failed if II . IIMIN 
or not failed if II <IIMiN · 
:'.1. 4.1. 4 Shunt Regulator 
The shunt regulator is described by th curve of Figure 5. 1. 4-G. Its relations with each c:lterion 
of Table 5.1. 4-1 is as follows: 
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a. Vo > VRMAX : At Vo = VRMAX' the regulator is shunting maximum design current. 
For higher Ghunt current, it cannot maintain regulation, and theL'efore, the inhibit 
function is IS > ISM AX • 
b. Vo < VRMIN: At Vo VnMIN the regulator normally shunts minimum current. If 
IS > ISMIN when Vo <VRMIN, the regulator is considered failed since IS should be c 
ISMIN' Therefore, the failure indication is VO '" VRMIN' except if IS < ISMIN. 
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Figure 5. 1.4 .. 4. Voltage - Current Characteristics of Switching Regulator 
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J
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In the failure column of Table !"i.l.tI-l, the defined failures for each peu inciude output 
voltaJ,{e deviations heyond some predet 'rmined limit, e. g. t V 0 V oM1N or V 0 > V oMAX 
Within the context of voltage ~onsors j~ th ' special case of a frequency mellSU r c ment th rouJ,{h 
a tuned filter where if a frequency shift occurred the fUter output voltage decreaseli. Th 
other indications of failure shown in the tahle ar'e: 
II) II for the series dissipative regulator, 
To K2 II for the inverter or converter, 
Po ti~J1IN PI for the SWitching regulator. 
These relate to a decrease in efficiency for th l' ptH'ticular peu . 
f)-GO 
[ 
I 
I 
I 
For the seri~s dissipative regulator, the Input current nearly equals the output current, 
except for some small control losses. If 1 becomes significantly greater than 1
0
, the 
Internal losses have Increased, with a (;orre8pondlng efficiency decrease. For the inverter 
or convl3rter, the outIJut current is a fixed ratio to Input current. (I'hls Is also true of the 
output to input voltage.) The ratio can only change if a fault ocr urs in a series switching 
element or in the transforming device. If an Internal fault occurs the ratio changes, and 
internal losses have Increased and an efficiency decrease has occurred. For the switching 
regulator, the efficiency Is defined as the ratio P o/P r If this ratio is less than some value, 
an efficiency decrease has occurred. 
For the PCU's considered, it may be seen that the only failure indicators arc output voltage I deviation and efficiency decrease. Of all the failure detector requirements di~cussed, the 
failure detector for the switching r.egulator requires the greatest number of circuit functions 
(refer to Table 5. 1. 4-2). Note that the circuit functions required for any of the other failure 
detectors is Included In the switching regulator fanure detector which is easl'y modified for 
use with the other PCU's dhmussoo. 
The above fault sensing criteria pertain to steady-state behavior. During normal operation, 
tramlient conditlontl will occur causing the output voltage and efficiency to deviate from 
normal ranges. To distinguish between steady-state and transient deviations, it is necessary 
to incoq>orate appropriate time delay criteria. 
fl. 1. 4.2 Fault Sensor ReqUirements 
Tho previous section e stablished that P~ U performance can be characterized by input and 
output parameters, and that deviations can be identified fronl these measured parameters. 
Tho next importa.nt step is to establish practical limits for fault detection pertaining to the 
voltage, efficiency. and time parameters discussed previously. 
fl. L 4. 2. 1 Voltage Limits 
Fault detector tolerances associated with measur fllg under or overvoltage conditions must 
be added to the specified regulator tolerance to determine overall regulation limits. As an 
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~ 
f\,j 
PC U 
Failure 
Indicators 
Load 
Inhibit 
Source 
Inhibit 
Circuit 
Summation 
Logic 
Circuits 
Table 5.1.4-2. Di~tTIlostic Circuit Sunmlation for Relatiye Complexity 
Series Con,"erte r 
Dissipath"(; or Switching Shunt 
Regulator In,"erter ltegulator Regulator 
I 
i 
I 
Yout Eff. ,"out Eff. ,"out Eff. ,"out Eff. I J 
2-volt 2-curr 2-yolt 2 curr 2 ,"oIt 2 curr 2 \"olt I 
dh"ider I-curr dh"ider dh"ider 2 yoU dh"ider 1 curr 
ratio 1-\"0It 1 curr 2 (mult.) 
ratio ratio I-power 
ratio I 
I 
I 
2 current 2 current 2 current 2 current I 
I 
i 
2 ,-oltaa-e 0 1 yoltage 2 voltage ~one 
1 current 1 current 
9 9 14 ;) 
-
- Highest Lowest 
Most Complex 
F allure Detector 
. 
- -
--
I 
I 
I 
I 
I 
I 
I 
f 
Hlustration, practical voltage regulators might be specified with a 2 percent range of regula-
tion. A voltage deviation fault detector, designed and bunt with the same degree of circuit 
sophistication, will have similar tolerances. These tolerances must not overlap the range 
for which the basic regulator Is designed, and therefore, the net regulation range may be 
as high as 6 percent (udding 2 percent on either side of the regulator range) before a fault 
transfer is initiated. It Is possible, of course, to reduce the detector tolerance through the 
use of more accurate circuitry, but nevertheless, the use of fault detectors will always 
result in an increased user regulation range as compared to the regulator range. Thus, an 
Important distinction between block redundant and nonredundant systems, both employing 
similar types of equipment, Is that the block redundant system wil1 have a wider output 
tolerance. From practical laboratory experience, voltage fault detectors can be designed 
without difficulty with a tolerance of 0.5 percent. This would incur an additional tolerance 
in overall regula~lon of 1 percent .Jonsiderln~ both under and overvoltage detectors. 
5.1. 4.2.2 Efficiency Limits 
The detection of a deerease in PCU efficiency has the principal purposes of: (a) conserving 
power and energy margins of the system, and (b) avoiding damage to other spacecraft 
equipment which may result (rom the incrcused thermal dissipation associated with the 
inefftc ioney • 
Fl.'Om the standpoint of (a) Ineffieiency becumes significant during near- Mars operation 
when array power is limited and during any phase of battery operation because of limited 
watt-hour capacity. Assuming the existence of an 8 percent near- Mars array margin with 
a generation of 400 Wf'l.tts, a 32-watt Incroase in the dissipation of a particular PCU could 
be tolerated without affecting system operation. AA8uming a similar 32-watt fault during 
battery operation, about 64 watt-hours would be drained from the battery for the maximum 
rottery usage period of about 2 hours. This would be well within the capacity requirements 
of the battery. Thus, an appropriate limit (or an allowable decrease in efficiency would 
be about 20 to 30 watts. 
Concerning the second criterion relative to possible damage to other spacecraft equipment, 
it is judged that the packaging techn~ (tuos used for the typical PCU's considered herein 
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woulrl permit the ~dded 20 to :10 watts of dissipation. Specific analyses would be rcqul rod 
to v rify this. 
Th neod for efficiency fault detection presupposes that such a fault could occur without the 
simultaneouR occurrence of a voltage output fault. Indeed. as analyzed in Section ~. 1. 4.1. 5. 
it dO(\R not appear likely that a ... 0- to :W-watt efficiency fault eould be sustaincd very long 
without causing damag of a natur that would result in output voltage dev'lltions. For this 
I' aAon it do s not appear n' 'cssary to consider the use of offi ieney detectors, though the 
inher nt ruggednes , of certa in ireuit elements might overrule th is gc.'n ral con,Jus ion. 
S.l. 4.:..:-l Time Limits 
T l':lnsi nt perlo rmanc deviations may oc ur as a rN1Ult of st p changes in load or th 
tim t clear particul~r load faults. For these r asons it is necessary that indicated P U 
faults xist over finite tim period s that at" larger than th -IS ass ciated with the abov 
transiont conditionA 1 [or an, PC trnn . fer act!on iH taken. 
I ue to th many uncertainti s a.. iat(\d with PI' dicting the transient behavior resulting 
from stet load changes or load fault learing. it is vident that PCl] fault transf r should 
d 'Iayed a~ long as possible. At th th r x1.r me. th upper limit of delay time is 
stahlishod by ace ptabl outage ti m s whi h it i • of COUI'S ,desi rable to keep as short as 
P() ~ Hib1 • 
For the I\ lariner c la s s of pow r systems. it is otirnat d that volt, ge d viation transients 
r suIting from step load chang's mOl.\' P l' .'i. t f ras lon~ as 2:> millisecooos. Concerning 
load fault clearing. it is e:stimat d that this an b a complishcd within a period of 10 to 
100 milJis conds as d scrih d in Sc tion:>. j.:> , Thus. transients not resulting from PCU 
failure nrc not Xl) cted to last I ng I' than 100 millis conds. 
As a III asu r of Rnfet, , it appears approp riato t incroas the fault sonRO r d lay tim by 
a magnitude to a I ngth of n -. to two seconds. 
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5.1.4.3 Efficiency SellBor Analysis 
As mentioned in the previous section, it does not appear necessary to consider th \ U H( of 
PCU efficiency detectors since it is probable that PCU failure would be manifested through 
voltage measurements which employ less complex detectors. To support this conclusion, 
the behavior of the MM 'bd boost regulator rated at 250 watts and a nominal efficiency of 
90 p~rcent was examined considering a variety of failures that would appear as a loss of 
efficiency. 
The approach taken was to assume the existence of additional thermal dissipation within 
each of the major power components of the boost regulator, specifically the power transis-
tors, capacitors, transformers and chokos. The added thermal dissipation would result 
from a failure of the component and would appear as an overall decrease in PCU efficiency. 
Using appropriate form factor s for each component, and assuming mounting on a heat sink 
.:>perating normally at 1floC, thermal analyses were conducted to predict the temperatu re of 
the critical region of each component as a function of thermal dissipation. Component 
failure was presumed to exist when the temperature reached a maximum allowable level 
bas\,..j In manufacturer's datu. Since average temperatures were predicted in these 
analyses, the presumed failure appears to be a safe assumption since any actual failure 
hot-spot temperature would be apprecIably higher. 
FIgur9 5. 1. 4-6 summarizes the results of these analyses and shows the additional power 
loss or thermal dissipation for each component at which failure is predicted. Except for 
the class T transformer, failure is generally predicted well below an efficiency decrease 
of 20 watts. It is also presumed that under th elevated temperature conditions, the com-
ponent failure would be suffie iently severe as to cause an overall regulator malfunction that 
would be manifested as an output voltage deviation. For this reason and the fact that an 
efficiency decrease of 10 to 20 watts ~s insufficient cause for fault transfer (see previous 
section), the need for efficiency sensing does not appear wan4 anted. 
The detailed analyses for the component parts considered are presented in the following 
paragraphs. 
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5.1.4. :3.1 Capaeltors r 
R presentative capaeiturs JT\Ost ommonly us d in P U input and output filters arc similar 
to SpraguL :110D and GE3!)OD(~9F) typ's. The {ailur considered conservatively distributes 
the heat evenly in the capacitor ev n though it is recognized that th probabl failure is a 
local fault. c, using local hating. 
The parameter of the capacitor which normally distributes heat evenly throughout the 
capacitor is the equival nt series resistance (ESH). The power dissipation may be 
determined in terms of the ESR as a function of heat sink temperature, frequency, and 
capacitor case size. General Electric design data for electrolytic capacitors (application 
information 121EC) was used in considering two types of capacitors: (a) a single tubular 
capacitor In a 03 case size; (b) multipie tubular capacitors in a rectangular KSRIO case 
size. Table 5.1. 4-3 defines the power dissipation capability based on the 121E application 
information. Th capacit r can dissipate (lDproximately 6 watts on a heat sink of 750 at 
5- 66 
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Table 5.1. 4-3. Efficiency Sensor Rcquircments-Capa itOI' Thormal Dissipation 
M thod No.1 
Curv~s Table D3 KSR 10 
(1 ) ESR - At 75°C 15 Ifi 0.22 ohm 0.072 ohm 
(l) Permissible RMS voltage 21,22,23 -- 2.1 volts 1. 57 volts 
(j 4000 Hz 
(:~ ) X 1 -- I. 5 ohm 0.17 ohm 
c. 
(4) Permissible RMS current alculated 1. 4 amps . amps 
VRMS 
X 
c 
(5) ~ 
P D = (IRMS ) (ESR) alculatcd 0.39 watt 5.3 watts 
I Dim nsions : D: ~ - 1. 44" x 0.37;''' DlA. 
KSR 1 0 - 2. 5" x O. 7 5" x 1.:31" 
I 
Method No.2 -- General chcck for Method No. 1 03 KSR 10 
(1 ) Area of Case - calculated 1. 7 in2 12 in2 
(l) Watts Diss. per square inch (refer to Fi~ure 5.1.4-7) 0.19 - O. 43 0.19 - O. 4:~ 
(:1 ) Po - 75°C Ambient (Wutts) 0.29 - O. 7:1 2. :~ - 5. ;1 
--, 
I 
NOTE - Curves and tables HI' from GE design data 121EC. 
I 
I 
5-67 
... 
J 
11'1 r------------------------__. 
f-'HII ', I) ,\\ 
11 11 \ I I ' "~"'Il , 
III 
" 
" ' I Ii Ill( 
I '''I I I\ II' ~ 1\ \l11I~ HI~ I 
"" '" "" \1 ~' 1 
'-___ l _ l l 
l' ,lil 1',11' I I 
I I \ I I ~ 1' 1 II ~\~l \I t I " \ II 
Figul"C f> .1.1 -7 . l',tpacitor (":t~H' T('lnpt: r.t~lll'(' His' \bovl' \1ll1 iellt 
o \\ hieh time the 11l:lxitlHII1l int 'rn:ll ternl enltlll'C wOllld reach 12S ' An internal h ' mpt ratllrt 
of l~ ./)C wOllld rcsult ill rapid I':tihll"c of th' pali. 
H( pl'( 'se ntath 'tl·:tn~istor.' us d in P 'l l 's :l1'L' fast switching' tran~istors Similar to Solitron 
SDT ~~ Ol and [\111'1' ~ 071. 'I'll(' thcl'm:11 capa<'it ,v for this tnlllsistol' t,vpc is 
'1' 0. 3·1 ,,'att -
q'('(\nds 0c I'clativ{' to thc total transist o r as~~em Iy , :lnd C T O. DI S W:ltt-SC 'Oil ls / oc 
1'( I:ltive to tho transistor 'hip onl,\'. The f:tihlrc consi(\('n I is fill to it lflitionitl heat dissip:t-
ti dll in the t.1"ansistor. Sinc(' th thcI'l1li1l c:lpacit ,\ o f tho chip is 11.'ss than thc total transistor 
:lssembl,\'. th tl ':tnsistur chip will ob\ iOllsl)' r(,:ll:h thc hig'hel' t mpcl'atllrc b fore tlw t1'an -
SistoI' C:IS('. This :tnal~ ' sis WtlS pt'l'fonned to c1l'tI.'l'll1ilW thL m:txill\lIlH P\)\\ l'r dissipa(i(ln 01':1 
Il'iIllsistur ilnd tht tl'ltnsi nt I'csponsc ilS a function of tim for vHriollS powcrs. 1 
I 
I 
I 
J 
J 
o 
The transistor id considered to hav failed when th j\mch n t mp ratuI"C r a h s 175 . 
A three node thermal mod I given in th sk tch beloVl W',s empl : 00. 
NODE 1 TRANSIST H J ~ ; .~ TION. 'ODE 1 
~-THAN ISTt!l C\SE 
___ .c======:=:~~::::;:- :~ 1\11 L 1\ II -. ,\ \V \ SII E H 
~ °r.SI 'I' \N E lOC" / WATT 1\111. HEAT SINK - NODlS :l 1\ ~ 
It consists of the junction (n d 1), th \ transistor cas nod 2, a 3 mil mica washer a,ld a 
750 h at sink (nod :1), The thel'mal n twork param t rs ar as follows: 
Nod 
1 (Junct ion) 
~ (Transi lor ... 
Nod s 
- -
1-:.. 
2-3 
ase) 
o 015 watt-sec C 
o 0.34 watt-se' / ~ 
Th r.nle'll Resistanc 
1° / watt 
3° / watt ( ase 1) 
6° ';watt ( ase 2) 
It is noted that a rang of th rmal r sis" ~,nc (from 3 to G C/ watt) wa ':.. studied to encompas 
possibl effect f 'ontact r si tane' at the ~. \lrfaces of th mica washpr, ptc. The rang 
for th(' total thermal IV'sh;tanc b t\ c n th juncti n and the heat sink is th ref rc -l t 
7° / watt. The results of the alulysis i given in Fig'"ui.'e 1) . 1. -!- ' where junction temp rature 
is piottoo as a fun tion of time for variou power die i.pation • The shad"d rf~gions depict 
the domain for th range f thermal r sistancf:}s (4_7° ( / wntt) bet\veen ·(he jWlCtion 300 the 
750 h at sink. (l'h shad j regi n wa omitted I I r ~ he 20-watt pow r dissipation since 
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thi:-l ov 'rlapped the :.lO··watt pow 'r c ndition.) In ali casctJ thc equilibrium temperatures 
aro l'eal'hed very quickly (lcss than 10 se 'onds) us would be cxpcc ed because of the very 
' mall thermal capacity of the jun 'tion. Fig-uro 0.1.4-9 is a cross plot of Figure 5.1.4-~ 
Hhowing the equilibrium temperatures as a function of powor dissipation for the two thermal 
I' 'sistance values O! 4 and 7oC/ wult between the junction and heat sink. The li:nitlng junction 
o 
telllpcratur \ of 175 C is rcachcd for power dissipations somewhere between approximately 
1,1 and ~5 watts f r the encompassin.,; l'ang.:J of thermal I' ' ~lstanccs considered. 
f,. 1. ·1. :3.:\ Transforme 1'5 and Chokes 
Suitable transformers and choke : :01' PCU's arc th08e satisfying the rcqui rcmcnts of 
MIL-T-27. Transformer failu rc is based on the maximum temperature rating of trans-
forlllcr matcrials -- the limiting item is usually the magnet wirc. 
The transformcr class\.. .... considered arc: 
o V - 155 C, 
> 1700 C (Max temp specified) 
The construdion and usage determines the selection of materials, and hence, defines 
the trar.:sfurmer class. Table 5. 1. 4-<!, Part I defines the basic assumptions for the 
magnetic part, and Part II defines the failures where 13 watts represents an efficiency 
change from 96 to 94 percent and 33 watts represents an efficiency change from 96 to 86 
percent. Steady state temperature rise and temperature are tabulated. 
Since the time constant of the transformer uooer this ideal failure is considered to be long 
in comparison with transistors and capacitors, a transient analysis was performed to 
establish t.he time to reach the temperatures defined in Table 5.1. 4-4. 
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I 
I 
C1I , 
-J 
~ 
Design 
Efficiency 
0.96 
0.96 
0.96 
0.96 
0.96 
Table 5.1. 4-4. Transformer-Choke Steady State Temperature Data 
PART I PART II 
NORMAL MODE (200 WATT UNIT) FAILt;RE MODE(5) 
Temp Power Thermal T~ ~ Rise Dissipation Resistance Rise °c (1) Watts °C!Watt (2) Temp (3) Temp (4) 
10 8.5 1.175 % % 90.3 100.9 
20 8.5 2.35 % % 105.5 126.7 
30 8.5 3.53 % % 120.9 150.6 
40 8.5 4.70 % ~ 136.1 178 
60 8.5 7.05 % ~ 156.7 230 
NOTES: 1 ~. 5 Watts 0.96 Eff 
2 13 Watts u.94 Eff 
'> 22 Watts 0.90 Eff oJ 
4 33 Watts 0.86 Elf 
5 Heat Sink Temp 75°C 
-:::. 
~ Rise Temp 
% 113. 8 
% 152.5 
% 191 
% 230 
~ 
II It 7 (' VATT 
l k O 
17 ;j 
\(;(1 I 
I 
I 
100 
P()WEH J)IS~IPATEn 
:10 W \TTS 
~ () WATTS 
In.SLSTAN E OETWEEN 
J l NCTION Nt) SlNKrv H 
o 
I ' / Wi\TT 
7 
(i0--------~~------~~------~--------~--------~--------~ 
o 10 20 10 
TIME "" SECONDS 0 
Figu re 5. 1. 4-. Transistor Junction Temperatu res With a 75 Heat Sink 
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Figure 5. 1. 4-9. Transistor Junction Equilibrium Te mperatures with a 75 Heat Sink 
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The transformer mass Is composed of 25 percent iron, 50 percent copper and 25 per::ent 
Btu 
potting compound. An average specific heat of o. 16 It, of was calculated for the two pound 
tl am;forme r. 
It can be shown thht for a lumped mass (f the."mal capacitance C, at an initial temper f ~ture 
of TO' dissipating power Q, and condudivity coupled with a thermal resistance of H to a heat 
bink at To' the time T required tn reach a temperature T is given by 
T = -RC In 
This equation was used to determine the tr'ansient temperatur'e histories for the afurementioned 
range of design efficiencies (dissipated power) and thermal resistances. Representatlvc 
rmmlt are given in Figure 5.1. 4-10 showing data for one value of the thermal resistance 
with power as a parameter. In each case the final tempt:rature indicated on the curvP, is 
within approximately 10 F uf equilibrium tcmpel'ature. Recause of the relatively high thermal 
inertia of the transformer, it takes anywhere from 2600 seconds and 20,00'0 seconds to reach 
equilibrium; the higher the resistance the longer it takes to reach equilibrium and, of course, 
the higher is this st.eady-state temperature. The temperature limits for transformer classi-
fications "S", "V" and "1. " are noted on the ordinate scales. Figu re 5.1. 4-11 shows the 
equilibrium temperature as a function of power with thermal resistance as a parameter. 
5.1.5 LOAD FAU LT PROTECTION 
Protection of the power system against load faults is possible through he use of fuses or 
circuit breakers. Figure 5.1. 5-1 shuws a comparison of fuse and circuit breaker character-
istics. Circuit breakers have a relatively constant time response above certain loads while 
the fuse response time decreases with increasing load. 
The Heinemann circuit brea '.<cr is a 400 Hz, manually resettable, flight qualified, 0.05 to 20-
ampere breaker. An elecL·ically rescUable type is presently being developed. The Teledyne 
circuit breaker is a direct current, magnetic latching, 0.01 to 0.15 ampere current sensitive 
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Figure G. 1. 5-1. Fuse-Cireui.: Breaker Comparison 
relay that is electrically resettable. The Littlefuse fuse is a subminiatu Ie axial picofuse 
available in current sizes from 0.125 to 5.0 ampere and is presently used on the Nimbus 
spacecraft. 
All further discussion pertains to fuses since they are more generally available and proven. 
According to certain information, the criterion for the nominal rating of a fuse pertains to 
that current which will cause the fuse to open in not less than 4 hrurs and will cause it to 
open in less than 5 seconds with an applied current of 1. 35 times its rating. It is usual 
o practice to verify this performance at an ambient temperature of l4 C. Using this criterion, 
more general fuse behavior is summarized on Figure 5.1. 5-2 for a nominal fuse rating of F 
(in amperes). It is general practice to select a fuse having a rating of 2 to 3 times thc load 
rating for proper margin allowance and to assure that the fuse will not open during normal 
operation. 
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From the hlse response eu rYe shown on l' i~rc 5.1. 5-o, the current required to opcn the 
fuse in a Rlx'ctficd time may be estimated. To assure a full open in 0.1 seconds, the cu rve 
indicates the cu rrent mu r.: t be from about 1. 5 to 2.5 times higher than the fuse rated value 
taking the fuse uncertainty characteristics into account. Since the fuse is selected to have a 
rating 2 to 3 times larger than the load being protected. this implies that i'1 the m l 8t extreme 
case, the current to open the fuse would have to he 7.5 times larger than the normal load 
('urr nt. 
These characte ristics have a uirect bearing on PCU design requirements, or given a parti-
cular PCU, they define the maximum load that can be safely fuse-protected with that PCU. 
To illustrate, assume a 200-watt PCU is used which can tolerate an overload of 150 percent 
for 0.1 second at rated voltage without incurring self damage. The PCU supplies multiple 
fused loads, and it is desired to determine the maximl'm size of any individual load. 
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Fi~ re S. 1. S- 3 . T pica l Fuse Time Hesponse Characte ristics 
Assu m i ng ope rati n at fu 11 1 ad, the PC U has a lOO-watt ove rload capability for o. 1 
seconds . As s tated previously, about 7.5 times the normal load cu rrent is required to 
pe n a fu se associated with a faulty load. Thus, discounting the no rmal load current 
itse lf , the 100 watts can be devoted t 6 . 5 times the load cu rrent, or at normal voltage, 
the equivalent of a V-).5 watt load. 
In orde r to prevent damage to the PC U, it is impo rtant then that fused 10ads be limited 
in acc rd a nc e with these considerations. 
The PC U characteristics assumed in the fuse sizing discussion above are limited to a 
specific level of load impedance. With ~ncreased load (lowt:r impedance), the PCU would 
ultimately be destroyed. Fuse sizes were speCifically limited with this in mind. It is 
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Figu "e 5.1. 5-4. PCU Load Fault Protection 
5.1.6 SHU IT SYSTEM TRANSIENT RESPONSE 
The transient response of the power system to step load changes on the 2.4 I;l-{z distributed 
voltage are reflected directly through the inverter to the regulated bus, Slnce the invert.er 
has no output filter and the equivalent series inductance presented by the power transformer 
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and input filter is small. Therefore, the transient response need only be discussed with 
rel e rence to the regulated bus. 
The regulated bus is provided by tw o regulators - -shunt regulator and boost regula!or. 
During the operation of either regulator, the out~t capacitor of the boost regulator provides 
energy ballast for increasing or decreasing loads. The response of the shunt regulator to 
load and source changes is considerably faster than the response of a switching type regula-
tor because it does not require output filte ring. Thus, transient effects result p r incipally 
from boost regulator operation. 'The parallel connection of the shunt regulator and boost 
re~1.l1ator provides an improvement in decreasing load transient response primarily due 
to the voltage limiting of the shunt regulator. During battery operation am abruptly 
increasing loads only. the transient r esponse of the boost regulator determines the 
transient overvoltage characteristic . This response. howevere is expected to be well 
below 50 milliseconds for a 20 percent load change such that the failure detector timing 
requirements are satisfied. Factors which influence the response of the boost regulator 
are discussed in the following paragraph[ along with suggestions for improvement. 
Transient response of the boost regulator to step load changes is a function of energy 
storage of the output capacito r, equivalent series inductance, and control loop charac-
teristics. Figure 5.1.6-1 is an equivalent circuit for a typical switching type regulator. 
The des 'rable features for step load changes are to have a large outP:.lt capacitor for high 
energy storage, to have low series imuctance so that the source could supply some of the 
load change, and to have a high frequency response control ioop so that the regulator cliarac-
teristics correct for transie nt voltage deviations. 
Tliese desirable features have related effects. For exainple, the filter size is determined 
by the operating trequency, transformer turns ratio, ratio of switch on-time to total time of 
period, and the load. Usually the load (output ripple and modulation) has a greater effect 
on determining size than the operating frequency: Assuming that the load variations size 
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Figure 5.1. 6-1. Transient Response Analysis Equiva~~nt Circuit 
~ 
the out(Alt filter, then the filte r m 8t likely has a response which automatically f0rces the 
control loop to respond slowly; Figure 5.1. 6-2 further explains this. Thus. transient 
res ponse is a function of output filter impedance. If the control loop is not closed around 
the output filter, the output capacitor must be sized to present a low impedance to the 
dynamic load. 
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5.2 RELIABILITY STUDIES 
5.2.1 INITIAL RE UABILITY SENSITIVITY STUDIES 
.. 
5.2.1.1 Approach 
It is very difficult to ac.::urately predict or calculate the reliability of various piece parts, 
subunits (f a bhckbox or the complete blackbox, because of uncertainties in reliability data 
and shortcomings in reli!lbility modeling associated with problem definition. Consequently, 
the approach taken on this study is to perform selected sensitivity studies in a parametric 
fashion to illuminate key questions concerning the operation of the subsystem elements. 
Utilizing parametric sensitivity studies, we can plot results for specific points to be analyzed 
for the full range of reliability from 0 to I, and then we can assess the relative importance of 
various questions, even though we do not know with any confidence the actual hardware rel-
iabilities of the various clements. By way of illustrating this approach, and how the reEuits 
of such studies can provide insight into certain fundamental questions, the first two examples. 
discussed separately in the following section, consider the cases of two series elements 
and two parallel elements. These examples. as well as the remainder of the analysis in this 
section. have been studied with the use of the remote access time sharing computer system. 
5 .2 .1 .2 Serie s Exa!.l1ple 
Figure 5.2.1-1 shoVis the block diagram being analyzed. R represents the reliability of one fT 
black box and RN represents the reliability of the second black box. For the system to work 
both black boxes must work; hence. the series diagram. RS is the reliability of the system 
and is: 
R = R x R 
s fT N (5.2.1-1) 
Figure 5.2.1-2 is a plot of the system reliability. R • versus the reliability of the first 
s 
black box. RfT • The parameter represents the reliability of the second black box. RN• 
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Concluaions 
Scvcral gon ral conclusions concerning a series system can bc scen from examination of 
Fib'llrC 5.2.1-2 and Equation 5.2.1-1. 
a. 
b. 
c . 
d. 
e. 
f. 
Rand RN arc interchangeablc; consequently any statement made about one black 
lJdk equaHy applies to the other. 
The system rcliability never exceeds the reliability of the lowest element. 
The system reliability improves linearly with improvement of the lowest element 
until the lowest element is near ly as reliable as the highest clement. 
Once the most reliable element .is about an order of magnitude better than the lowest 
element. no significant system improvement follows from further improvement of 
the highest element. 
Rand/or F N can represent the reliability of a single black box or the reliability of 
se"veral blacK boxes in serics. 
From b and c. above. it follows that to improve the system. effort should be con-
ccntratcd on improving the least reliable element. 
5.2.1.3 Parallel Examplc 
Figure 5.2.1 - 3 shows the block diagram being analyzed. RTT represents the reliability of one 
black box and RN represents the reliability of a second black box. The system works succ-
essfully if' either black box works t hence the parallel diagram. R is the reliability of the 
s 
system and is: 
R =R +R -R R 
s TT N TT N 
( 5.2.1 -2 ) 
Figure 5.2.1-4 is a plot of the system reliability t R t versus the reliability of one black 
s 
box t R
TT
• The parameter represents the reliability of the second black box t RN• 
Conclusions 
Several general conclusions concerning a parallel system can be seen from Figure 5.2.1-4. 
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5-87 
a. 
b. 
c. 
d. 
Rand Rare int 'rchangeable. consequently any statement made about one black 
bJTx cqual~ appli'!s to the other. 
The system reliability always exceeds the reliability of the highest element. 
Th;) system reliabilit-j improves with improvement of either element. 
The system reliability always improves with improvement of either clement reli-
ability: no matter w hat the ~·elative reliabilities are. 
R and/or fiN can represent the reliability of a single black box or the reliability 
of sever al black box's in sri s. 
f. From b. c. and d. it follows that to improve the system, effort can be apolied to 
either element; hence. which element is easiest to improve would b come the main 
criteria. 
5.2.1.4 Fault Sensing and Switching 
One of the major areas of interest on this stuJy is the subject of SWitched redundancy for 
regulators a ... ld inverters. The use of a standby regulator and/or inverter in conjunction 
with a fault detection and switching system always raises the questinn of whether the system 
reliability might not have actually been degraded by the additional fimlt senSing complexity. 
Th "\ following sections describe studies aimed at illuminating this general question. 
:) -
~.~.1.5 Cold Versus Ho· .{edundancy 
Stlli1dby redundancy can be implemented in two ways: 
a. Hot redundancy where the standby unit is always turned ')n 
b. Cold redundancy where the standby unit is not turned on until the main unit has 
failed 
Presumably cold redundancy would be the most reliable since the standby unit is not on 
until the main unit fails, hence, its operating life is shorter. The following analysis sheds 
some light on this specific question as weU as the general subject of fault sensing and 
sw itching of a redundant element. 
( 
I 
I 
I 
I 
I 
I 
Figure 5.2.1-5, Part A, shows the basic circuit being analy : ed, and Figure 5.2.1-5, Part 
B, tI.e corresponding block diagram used to assess the dystem reliability. 
l1t and RI rcpresent the reliabilities nf the regulator and inverter, rcspectively. Thc A, B, 
and C blocks represent the reliability of the fault sensing and switching. The failure modes 
which are incorporated in the A, B, and C block/:) are listed below: 
A B C 
-
- -
Open top relay Pole of relays open Opcn r e lay coi 1 
contacts 
Welded top contacts 
False detech.:>n Polc side relay Fault sensor fails to 
and sw itching conncctions open detect failure and/or 
switch over 
Bottom contact open 
For the hot redundancy situation the total system reliability is: 
(5.2.1-3 ) 
For the cold redundancy situation the total system reliability is: 
* (5.2.1-4) 
* This equation assumes: (1) the A block must work from the beginning of the mission until 
a switchover to the redundant string occ lrs, (2) the B block must work for the entire mission, 
and, (3) the C block must work from the time the standby chain is first used until the end of the 
mission. Actually most of the C block items Imust work only until a sw!tchover to the standby 
chain occurs. This analysis was checked and the numerical results are essentially the 8ame 
for either time of operation of the C block. 
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wh re: 
a :: ~R + ~I + XA 
f3 = \ ~I ~C 
~ . = th failure rat· of th · i th compon nt 
1 
T = mission tim · 
aU reli:tbility functions ar assumed to b exponential functions. 
Conclusions 
Figure :).2 .4-6, shows the s s tem r -liability, R , versus the "C" r ' liabilit , R , . ith 
s c 
"A"asaparam ter, RA• Figur 5.2.1-·6, Part A, is for the case where w' h"ve poor 
black boxes whose' reliabilities are fin HI =- 0.9. Figure 5.2.1-6, Part B, i for better 
boxes where Rn - n I - 0.99. And Figure 5.2. 1-6, Pa rt C, is for very reliable black boxes 
where fiH - RI - 0.999. The single string reliability for just the regulator and inver r 
is shown as a ho rizontal lin in th i . illustration. 
Since '.0 ' is in series with the whole ystem, its reliability is very important to the problem 
(sec Section 5.2. 1-2) and must obviou ly be kept very high. Fa r the fa llowing . tud i " it i 
assumed perfect, hence, fiB = 1. o. 
The following conclusions are drawn from Figure 1).2.1-6: 
a. The redundant system is alw::lys more reliable than tht' single string system if the 
f, tIt sensing reliability, R A and R ,is equa I to 01' higher than the black box 
reh::.bility, RR and RI • C 
b. The failure modes of the fault sensing system included in "A' are frequently 
ignore, ' in mallY analyses I and their importance is seen to be very significant. 
c. There are many values of fault sensing reliability, R A and R ,which cause the 
redundant system tu be less reliable than the single string sy~tem. 
d. The improvement in system reliability for the cold case over the hot case is real, 
but not of large significance. The reliability of actual hardware for a cold system 
would be somewhere inbetween the hot and cold cases (the shaded region) since the 
hardware would be degrading to some extent even in the off condition, e.g., radia-
tion damage to semiconductors. 
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e. Based on a, above, and Section 5.2.1.2.1, it is extremely important in implementing 
a switched redundancy system to assure that R A and RC are at leu.t equal to RR 
and RI and that RB is very high. 
5.2.1.6 §P!it String vs Paired Switching 
The regulator/inverter pair analyzed in the previous section could have been implemented 
in a split fashion such that if either the main regulator or the main inverter failed it would 
be switched out and the standby unit switched in and, then, when the remaining main unit 
failed its standby unit wouW be switched in. Figure 5.2.1-7, Part A, shows the basic 
split string being analyzed in this section and Figure 5.2.1-7, Part B, shows the corres-
ponding block diagram used to assess the system reliability. 
The analysis for this situation is performed on a hot redundancy basis cind compared to 
the data in the previous section for a ''paired'' regulator and inverter (see Fig\.U"e 5.2.1-5). 
The total split string system reliability is: 
Rs = [1 - (1 - RR RA) ( 1 - RR RC) ] [ 1 - (1 - RI R A) ( 1 - RI RC) ] RB 
(5.2.1-5) 
w here the nomemclature is the same as in the previous sections. 
Conclusion& 
Figure 5.2.1-8 shows the system reliability, R , versus the "c" reliabiUty, R , with "A" 
s c 
as a parameter, R A. The results of this section, the split string case, are shown as well 
as the paired regulator/inverter results from the previous section. The results are pres-
ented for three levels of black box reliability with Figure 5.2.1-8, Part A, being the lowest, 
RR = RI = 0.9 and Figure 5.2.1-8, Part C, being the highest, RR = RI = 0.999. The single 
string reliability of a single regulator and inverter is shown as a horizontal line. Also, 
as before, "B" is assumed perfect, hence, RB = 1.0. Of course, the split string case "B" 
includes portions of an additional relay. 
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Examination of Figure 5.2.1-8 indicates the same general conclusions pertaining to the 
comparison of a single string system versus a switched redundant system as previously 
seen and only the specific conclusions from the comparison of the split string versus the 
paired regulator/inverter are listed below: 
a. 
b. 
c. 
For low values of fault sensing reliability. R A and R • the ''paired'' regulator / 
inverter system is more reliable than the split strini approach. 
For high values of fault sensing reliability. R A and R • the split string system is 
most reliable. c 
The relative advantage of either system does not appear to be too significant. hence. 
the dominating consideration in choosing between approaches should be which 
system is easiest to implement so that the reliability of the "A" and "c" fault 
sensing hardware is highest. 
5.2.1.7 Mariner Mars '69 Case 
The Mariner Mars '69 regulator. inverter. and fault sensing were partially reviewed using 
the techniques discussed above. The failure rate data for functional elements were supp-
lied by JPL* and are listed in Table 5.2.1-1. The circuit analyzed is shown in Figure 
5.2.1-9 and the equation used is Equation 5.2.1-4. fhe results. for an assumed mission 
time of 5700 hours. are shown in Figure 5.2.1-10. 
Table 5.2.1-1 D Mariner Mars '69 Functional Element 
Failure Rates 
Functional Element Failure Rate Reliability 
(Per 106 Hours) (Mission Time = 5700 Hours) 
Regulator 5.76 0.968 
Inverter 4~95 0.972 
Failure Sensor. "c" 2 .93 0.983 
Relay. "B" 0.0085 0.99995 
*Mariner Mars 1969 Flight Power Subsystem Design Review Report. Power Conditioning 
EqUipment; Electro-Optical Systems Report No D 7178-DRR-002A. 17 April. 1967. 
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Figure 5.2.1-9. Mariner Mars '69 Regulator/Inverter/Fault Sensing 
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Figure 5.2.1-10. Mariner Mars '69 Regulator/Inverter/Fault Sensing 
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Analysis of the JPL supplied rlocument did not identifv anything equivalent to the "A" block 
used in this study, hence the reliability was plotted versus RA• Examination of Figure 
5.2.1-10 indicates that the redundant system is better than the single string regulator/ 
inverter for ~y value of R A > 0.1. This is the result we would expect, based on the 
conclusionE of the previous sections, when the components have reliabilities as listed in 
Table 5.2.1-1. The question of how valid the component reliabilities really are, as 
pointed out in the introduction to Section 5.2.1, is very difficult to answer. 
The analysis of this section is not completely rp.presentative of the actual MM '69 system. 
Additional work on this task, utilizing a more complete model of the MM '69 system, is 
discussed in Section 5.2.2 through 5.2 .10. 
5.2.1.8 General Conclusions/Recommendations 
Table 5.2.1-2 presents a summary of the main conclusions reached hom the reliability 
sensitivity studies to date. 
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Table 5.2.1-2. Summary of Main Conclusions 
Question 
In general. Is fault sensing and 
switching of a standby clement 
a good step . 
Is separate fault sensing and 
switching of regulator and 
Inverter better or worse than 
for the pair ? 
Where should effort be con-
centrated In overall power 
system to improve reliability ': 
Is the reliability Improve-
ment of cold redundancy over 
hot redundancy real ? 
Con,=luslon 
It co mpletely depends on the 
relative reliability of the main 
black boxes but as long as the 
fault sensing Is comparable to 
the black boxes In reliability. 
then It Is well worthwhile. 
It depends: if RA and RC are 
low. no ; If RA and RC are high. 
yes. 
For series elements always 
work on the element which is 
Significantly lower than any 
other element. 
For parallel elements work 
on easiest element to Improve. 
Yes. however. It does not 
necessarily follow that the 
Improvement is se great that 
It should always be used. 
Tha1 lB. if some good engineering! 
reliability reason exists fol' using 
a hot redundancy situation, it 
might be worthwhile and should 
be studied. 
Study 
R ecom mendation 
a. Review carefully the "A" 
block-" illch Includes: 
1. Hardware fallures In the 
fault sensing which cause a 
false sw Itching to the redun-
dant chain. 
2. Design f the level and 
duration of the fault criteria. 
If too tight. th system IB 
more prone to fa lse sw Itl.h 
to the redundant chain. 
b. Assu re that R A and R • the 
fault sensing reliabilltles. 
are equal to or greater than 
RR and RI • the regulator and 
Inverter rellablllties. 
Relative Improvement less than 
uncertainties of actual values of 
var lous elements. hence. other 
criteria should be used. such as: 
1. Which approach Is easiest 
to Implement. 
2. Which approach pnvidcs 
highest fault sensing 
rellabilities. 
a. Model MM '69 system and 
Shunt System-
b. Perform sensitivity rtudies 
to identify which elements 
should be further Improved. 
Do not "blindly" be constrained 
by a cold redundancy requirement 
when designing the power compon-
ents and subsystel~1. 
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S . .c. .2 RELIABILITY ANALYSIS METHODOLOGY 
Reliability predictions for the various power subsystem configurations considered dluing the 
tudy were performed by us ing the Probability Calculator* portion of the Mission Expected 
Worth (MEV/) computer program. The MEW program is to optimization technique developed 
b,v GE as part of the Voyagpr Task C studies for .JPL. Optimization is accomplisr.ed by 
\'aluating all possibl systenl configurations resulting from alternative eqlli ment designs 
and ranking them for missi n worth based on any desired constr:lint such as weight, cost, 
~ chedul e, etc. 
A vital input for the MEW analysic: is the definition of all possible mission outcomes and the 
assignment of a n iss ion worth or value to each of these outcomes. These value assignments 
are highly subjective and should be a systems-oriented task for a specific mission in order 
to achieve credible accu racy. A Iso, the use of a computerized method for optim izing system 
configuration makes it cumbersome to investigate the effect of subtle design changes. It was 
therefore decided early in this study nut to use an automated approach for determining the 
recom mended power system configu ration. However, as indicated above, the Probabi lity 
Cal uhtor portion of the MEW program was used to facilitate reliability computations. In 
us i ng thi s program, state trans i tion diagram s a nd appropriate logic expressions are deri ved 
from a reliability block diagram and easily encoded for input to the computer. Other inputs 
are: Component Failure Rates , Mission Phases, and Stress Factors (failure rate multipliers) 
fo r each mission phase. 
The computer sets up the differential equations defined by the state diagrams, carries out 
thei r so lution by numerical methods, and performs the logic operations necessary to compute 
the probabilities of each output state. An example in use of this '11ethod follo ws . 
Con ider the following subsystem: 
*The SIP Probability Calculator Progran ~ Source Deck, Program Listing, and Operating 
In c: tructions were transmitted to JPL during the study. 
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1 
3 ~B 
----
4 
2 
C 
Compo~ents 1 and 2 are in a block redundant configuration. The failure of component 4 results 
in a degraded m iss ion. Therefore: with a good input, B is the good output, and C is a 
degraded output. 
Each entry under Mission Phase in Table 5.2.2-1 is the stress I vel multiplier for each 
component failure rate during each mission phase. The set of tress level multipliers across 
the entire mission is called a stress note, and is assigned a number. 
Table 5. 2. 2-1. Mission Phases and Stress Time Profile 
Failure Rate f\1 iss ion Phase Stress 
Component (Ok /1000 hrs) 1 2 ~ 4 6 Note Nc. 
(1 hr.) (100 hr.) (1000 hr. ) (1 hr.) (lOOOhr) (10 hr.) 
1 0.81 10.0 1.0 1.0 10.0 1.0 O. 1 1 
? 0.84 1 O. 0 1.0 1.0 10.0 1.0 O. 1 1 
3 1.12 10. 0 0.1 1.0 1.0 1.0 1.0 2 
4 0.78 10.0 0.1 0.1 10.0 O. l 1.0 3 
5.2. 2. 1 State Transition Diagra~ 
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ood States 1, 2, 4, ,) 
o grad d Stat s: 7 
Fa i I d Stat . , G 
T facilitat problem d finiti n 3n I o mput r input preoarati n, two separate state diagrams 
ar ' defined a hown ab vee The i rcl d numbers represent states and thc numbers above the 
arr \\'s are th compon nt identifi 'ation numb rs. Stat 1 is an initial 'Late and is defined 
3 a good stale. The arrow from s tat 1 t tate 2 indicat th failur f component 1. Since 
comp ncnts 1 and 2 ar bl ock rcdun ant, th subsystem is still functioning :ilt r the failure 
f c mp nent 1, and statt:; 2 is a g d s tatc. The arrow from s tate 2 to state 3 r prc ents the 
failurc of compon nt 2 af , . mpon nt 1 ha failed and 3 is therefore a failed tatc. 
Si m ' Iarl , th t. {'row fr m , tat 1 t ( ' tat ... i ndicatcs th failure of component 2 with 
c mpon nt 1 sti II ope I'ali ng and tat ·1 i thcrefore a good state. In the second diagram I 
state 5 i th initial g od state The arrow fr m tate 5 to tate 6 represents the failure of 
c mp nent , , and 6 i ther ' fo r a fail d tate. The failure of component 4 results in a 
degra I d tat, 7, 3nd th . ub, qu nt failurc of component results in failed state 6. 
5 . 2. 2. 2 ,Logic Exprcssi n 
Subsystem Good (CD ® + @) x ® - G 
Sub ystem Degraded: (CD + ® + @) x G) = D 
Subs stcm Failed (1)- (G + D) 
The above information is encoded for the computer, and a printout of selected input data 
and results for the example is sho\\n in Figure 5.2.2-1. 
5.2.3 MARINER '69 SINGLE STRING RELIABILITY ESTIMATE 
Initially, a reliabi lity prediction \\ 'as computed for the single string (nonredundant) Mariner '69 
power subsystem for use as a baseline. 
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5.2.3.1 Reliability Block Diagram 
The reliability block diagram for the Mariner '69 single string power subsystem is shown in 
Figure 5. 2. 3.1. 
The fohowing conditions were defined for this configuration: 
a. There is an isolation diode (pari of Powe r Source Logic) and . stack of six zener 
diodes in series aS80ciat~ \\ h each of the ~4 sections of the solar array. It is 
assumed that the 108s of one isolation diode or one zener diode stack (or both for the 
same solar array section) will not affect system performance. This would result 
in the lOBS of one out of 24 solar array sections or 4.2 percent of capacity. It is 
assumed that the solar array design provides amplt:! power capability to accommodate 
this small 10SB. 
b. The battery consists of 18 cells in series. It is assumed that one shorted cell will 
result in degraded performance necessitating careful control of battery charging 
through ~round command. An open cell will result in battery failure. 
c. The failure of the 1.1Verter clock will cause a loss of frequency accuracy and will 
result in degraded perform ance. 
d. The solar array has not been included in this analysis. 
e. Failures other than those listed in a, b, c, and d above will result in failure of the 
power subsystem. 
5. 2. 3. 2 Mission Prot. c 
An assmned orbiter missivn profile has been used as follows: 
Mission Phase Duration (Hr) 
Prelaunch and Launch 1.1 
Cruise 4320 
Midcourse Maneuver (3) 4.2 
Far Encounter 24 
Orbit Insertion 1.6 
Encounter Playback 3.1 
Orbit 2160 
Orbit Trim (2) 2.7 
TOT AL MISSION TIME 6516.7 Hrs 
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Figure 5.2.3-1. Mariner '69 Power Subsystem Single String Configuration Reliability Block 
Diagram 
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This profile has been used for all analyses in this study. 
5. 2. 3. 3 Hardware Failure Rates 
In order to perform a quantitative reliability analysis, it is necessary to assign failure rates 
to elements of the power subsystem. The subject of fallure rates and failure distributions 
generally leads to endless and diverse discussion. The determination of highly accurate 
component failure rates (if at all possible) has not been considered a prime objective of this 
study. It was intended to evaluate the relative reliability of various configurations, and 
consider the results within the context of a group of decision criteria. 
In those c::t.ses where differences in reliability values wer small enough to be considered 
comparabie to the accuracy of the prediction process, design decisions would be based largely 
on other considerations such as weight and efficiency. A reasonably consistent set of 
component failure rates would therefore yield sufficiently accurate results to consider 
estimated reliability of alternate configurations on a relative basis. 
The hardware failure rates contained in the Electro-Optical Systems (EOS) Design Review 
Report (Reference 2) were initially established as a baseline. Reference 2 indicates that 
these values were obtained by using the minimum values in the Table of Part Class and 
Type Failure Rates (Table IV - IX) of MIL-HDBK-217 A, and apparently assuming the 
conventional exponential failure distributions. Predictions were performed on several 
components using the above indicated failure rates, and then repeated using GE failure rates 
applicable to current space systems, (see Section 5.2.10.1. With few exceptions, the 
results indicated reasonable correlation. The use of failure rates projected for the 1973-1975 
period would obviously result in higher reliability estimates, but they would not appreciably 
alter the ranking of alternate configurations, and they lack credence in considering current 
systems. 
With due consideration for the accuracy of the prediction process, it was decided to use the 
EOS failure rates in analysis of t"l~ existing power subsystem. Failure rates for new 
designs (discuss~d in subsequen' .. paragraphs) employ the MIL-HDBK-217 A part failure rates in 
order to provide a consistent prediction for relative evaluation. 
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The failure rates used and the stress level multipl1ers for each mission phase are given in 
Table 5.2.3-1. Two assumptions are made with respect to the stress level multipliers: 
Table 5.2. 3-1. Mariner '69 Power Subsystem Failure Rates and 
Stress Levels for Each Mission Phase 
Failure Rate Mission Phase (%/1000 hr) 
Item 1 2 3 4 5 6 
Boost Regulator 0.586 1.0 1.0 1.0 1.0 1.0 1.0 
Inverter 0.20 1.0 1.0 1.0 1.0 1.0 1.0 
Clock 0.295 1.0 1.0 1.0 1.0 1.0 1.0 
Battery Cell - Open 0.00689 1.0 1.0 1.0 1.0 1.0 1.0 
Battery Cell - Short O. 06871 1.0 1.0 1.0 1.0 1.0 1.0 
Power Source Logic Isolation 
Diode 0.01 0.1 1.0 1.0 1.0 1.0 1.0 
Power Source Logic 0.08855 0.1 1.0 1.0 1.0 1.0 1.0 
Zener Diode Stack 0.18 0.6 0.1 0. 4 0.1 0.6 0.1 
Synch~oni7.er 0.51785 1.0 1.0 1.0 1.0 1.0 1.0 
Share Mode Detector 0.181 0.6 0.125 1.0 1.0 0.1 0.1 
Share Booster 0.438 1.0 0.125 1.0 1.0 0.1 0.1 
Battery Charger 0.30 0.1 0.125 1.0 1.0 0.1 0.1 
Power Distribution 0.616 0.13 1.0 1.0 1.0 1.0 1.0 
400 Hz, 1~ , Inverter 0, 08685 O. 1 0.1 0.1 1.0 0.1 0.1 
400 Hz, 3(b, Inverter 0.05585 1.0 1.0 1.0 0.1 1.0 0.1 
*Failure Detector (prime) 0.205!>5 1.0 1.0 1.0 1.0 1.0 1.0 
* Failure Detector (Backup) 0.08885 1.0 1.0 1.0 1.0 1.0 1.0 
*Used in Redundant Configuration Only (see Section 5. 2.4.1 b) 
7 8 
1.0 1.0 
1.0 1.0 
1.0 1.0 
1.0 1.0 
1.0 1.0 
1.0 1.0 
1.0 1.0 
0.1 0.5 
1.0 1.0 
0.16 0.1 
0.16 0.1 
0.16 0.1 
1.0 1.0 
1.0 0.1 
0.1 1.0 
1.0 1.0 
1.0 1.0 
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a. Equipment which is in a nonoperating state (i. e., turned off during selected mission 
phases or ~tandby redundant units) is considered to have one-tenth the failure rate 
of the same unit when in an operating state. Supporting data is presented in 
Section 5. 2. 10. 2. 
b. High value multipliers were not used for the launch, midcourse maneuvers, orbit 
insertion, and orbit trim phases. These multipliers generally range from 2 to 100. 
The actual period during which the spacecraft is subjected to the higher stress 
levels is less than one hour in a mission duration of approximately 6500 hours. 
Assum ing an average multiplier of 50, the worst case error is less than 3 percent 
and does not appear to justify the additional computation complexity required to 
establish and use these factors. 
5. 2. 3.4 Results 
The prediction was obtained using the method describ~d in Section 5.2.2 with results as 
follows: 
Probability of no subsystem failure 
Probability of Degraded Mode 1 (clock fdlure) 
= 0.7766 
= O. 0151 
Probability of Degraded Mode 2 (1 battery cell shorted) = 0.0627 
Probability of Mission Failure = 0.1444 
The two values of Significance here are the first one (0.7766) which is the probability that the 
subsystem is good for the entire mission, and the complement of the last figure (1-0.1444 = 
0.8556) which is the probability that the subsystem does not fail completely. 
5. 2.4 MARINER '69 REDUNDANT POWER SUBSYSTEM RELIABILITY ESTIMATE 
A reliability prediction was next per.formed on the basic Mariner 69 subsystem with block 
redundant boost regulator and inverter. 
5.2.4.1 Reliability Block Diagram 
The reliability block diagram for this configurution is given in Figure 5.2.4-1. All of the 
conditions stated in Section 5. 2. 3.1 apply here with the following exceptions and additions: 
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a. In the event of an inverter clock failure when the subsystem is operating in the 
prime mode, the subsystem will switch to t}-l'3 backup mode. If there is an 
inverter clock failure when the subsystem is operaHng in the backup mode, degraded 
performance will result due to loss of frequency accuracy. 
b. The failure detector has been split into two sections. The portion assigned to the 
prime mode consists of those items which, if they fail, would cause the subsystem 
to switch to the backup mode. The portion assigned to the backup mode consists 
of those items whose failure would make it impossible to switch to the backup mode 
if a failure occurred in the prime units. 
5. 2.4. 2 Mission Profile I The assumed orbiter mission profile given in Section 5.2.3.2 was also used for this analysis. 
I 5. 2.4. 3 Hardware Failure Rates 
I 
I 
I 
I 
I 
The failure rates used for this configuration are given in Table 5. 2.3-1. The same conditions 
stated in Section 5.2.3.3 apply here with the following addition: 
The split of the failure detector into prime and bac.!<oup units was accomplished by a 
failure mode and effect analysis on the failure detector circuitry at the piece part 
level (see Section 5.2.10. 3). 
5.2.4.4 Reliability Sensitivity Studies 
In order to determine the areas most sensitive to reliability improvement, each component 
failure rate in turn was reduced by a factor of 10 while holding the remaining failure rates 
at their initial values. The subsystem reliability was then recalculated for each case. The 
results are plotted in histogram form in Figure 5. 2.4-2. The crosshatched area in each bar 
on the histogram is the probability of the subsystem being in a fully operational state for the 
entire mission. The blank area is the probability of being in a degraded state, and therefore, 
the complete bar is the probability of the subsystem not failing. The results are discussed 
in thr following section. 
5.2.4.5 Results 
The initial prediction was obtained using the method described in Section 5.2.2 with results 
as follows: 
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Probability of no subsystem failure = 0.8305 
Probability of Degraded Mode 1 = 0.0007 
(clock failure) 
Probabi lity of Degraded Mode 2 = 0.0671 
(1 battery cell shorted) 
Probability of Mission Failure = 0.1016 
The two values of significance here are the first one (0.8305) which is the probability that the 
subsystem is ~ood for the entire mission, and the complement of the last figure (1 - O. 1016 = 
0.8984) whic 1 is the probability that the subsystem does not fail completely. 
A review of the sensitivity data, Figure 5. 2.4-2, indicates that the most significant improve-
ments can be accomplished by improving the reliability of the power distribution section, the 
synchronizer, and the battery. 
The power distribution section consists largely of relay drivers and relays to activate the 
science functions. As indicated previously, it has been ~ssumed that any failure in the power 
distribution reLults in subsystem failure. A detailed analysis at the system level would 
probably reveal a number of permissible failures resulting in degraded modes of operation, 
thus reducing the contribution of the power distribution to subsystem reliability. Possible 
approaches to reliability improvement of the power distribution elements are discussed in 
Sections 5.1. 3 r.nd 5. 2. 9.2. Some of these same approaches are applicable to the Power 
Source Logic module. 
Improvement in synchronizer reliability appears possible by turning it off during those mission 
phases where the 400 Hz inverter is not required. This approach was adopted for the shunt 
system and is discusse<i in subsequent sections of this report. 
The battery reliability impinges on state of the art considerations and is discussed in Section 
5. 3. 2. 
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5.2.5 SHUNT SYSTEM SINGLE STRING RELIABILITY ESTIMATE 
Preliminary studies indicated that a shunt regulator system is a prime candidate for optimum 
power subsystem design. A rcliabi lity estim ate was therefore computed for a single string 
(non redundant) shunt system for usc in subsequenf trade studies. 
5.2.5.1 .Reliability Block Diagram 
The reliability block diagram for the single string shunt system is given in Figure 5.2.5-1. 
The assumpti ns given in Section 5. 2. 3.1 for the M '69 single string subsyst.em also apply to 
the shunt system with one exception: 
The zener diodes are not used in the shunt system. However, the assumption relative to 
the zener diodes applies to the shunt transistors, i. e., the loss of one shunt transistor 
or one isolation diode (or both associ:lted with the sume solar array section) is tolerable 
and will not affect system performance. 
5. 2. 5. 2 Mission Profile 
The assumed orbiter mission profile given in Section 5.2.3.2 was used for this analysis. 
5.2.5. 3 Hardware Failure Rates 
The failure rates and the stress levels for each mission phase used for this analysis are given 
in Table 5.2.5-1. The same conditions stated in S ction 5.2.3.3 relative to failure rat.es 
apply for this analysis. It is noted that provision has been made for turning the synchronizer 
off during those periods \\hen it is not required, as suggested by the results discussed in 
Section 5. 2.4.5. 
This approach raises the question of the relative reliability of equipment which is operated 
continuously compared with cycled operation. This subject requires further investigation. 
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Table 5. 2. 5-1. Shunt System Failure Rates and Stress Lp, 'els for 
Each Mission Phase 
Item Fai lure Rat Mission Phase ( (/1000 hr) 
1 2 3 4 5 6 
Boost Regulator 0.576 5 1.0 0.4 1.0 0.154 1.0 1.0 
Inverter 0.2017 1.0 1.0 1.0 1.0 1.0 1.0 
Clock 0.295 1.0 1.0 1.0 1.0 1.0 1.0 
Shunt Amplifier 0.090 5 o. 1 0.7 0.1 0.946 o. 1 1.0 
Err r Amplifier and 
Reference O. _12 !) O. 1 0.7 0.1 0.946 O. 1 1.0 
Battery Cell-Upen O. 006 8 1.0 1.0 1.0 1.0 1.0 1.0 
Battery Cell-Short O. 6 71 1.0 1.0 1.0 1.0 1.0 1.0 
Charge Regulator O. 3117 O. 1 0.125 1.0 1.0 0.1 0.1 
Po\\er Source Logic 
Isolation Diode O. 01 0.1 1.0 1.0 1.0 1.0 1.0 
Power Source Logic 0.0 6 5 0.1 1.0 1.0 1.0 1.0 1.0 
Shunt Transistor Circuit 0.017 0.1 0.7 0.1 0.946 0.1 1.0 
Synchronizer 0.5287 1.0 0.1 1.0 1.0 1.0 O. 1 
400 Hz, 10, Inverter 0.0 6 5 0.1 0.1 0.1 1.0 0.1 0.1 
400 Hz, :l0, Inverter 0.055 5 1.0 0.1 1.0 0.1 1.0 0.1 
Power Distribution 0.616 L. ~" 3 1.0 1.0 0.1 1.0 1.0 
*Failur~ Detector 0.4 1 1.0 1.0 1.0 1.0 1.0 1.0 
* Fai II i'e Detector (Baclr"'p) 0.4 002 1.0 1.0 1.0 1.0 1.0 1.0 
*Used Only In Redundant Configuration 
7 
0.102 1.0 
1.0 1.0 
1.0 1.0 
0.999 o. 1 
0.999 0.1 
1.0 1.0 
1.0 1.0 
0.16 0.1 
1.0 1.0 
1.0 1.0 
0.999 0.1 
0.175 1.0 
0.175 O. 1 
0.175 1.0 J 
1. 1.0 
1.0 1.0 
1.0 1.0 
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5.2.5.4 Results 
The reliability prediction for the single string shunt system was .lS follows: 
Probability of no subsystem failure 
Probability of Degraded Moc, 1 (clock failure) 
Probability of Degraded Mcxle 2 (1 battery cell shorted) 
Probability of Mission Failure 
5. 2. 6 SHUNT SYSTEM REDUNDANCY THADE STUDY (BIA) 
= 0.8163 
= 0.0158 
= 0.0659 
= 0.1006 
A brief r eview of thc shunt systern functional element failure rates and operating times 
indicated that the most fruitful areas for redundancy from the point of view of both potential 
reliability improvement and technical (design) implementation were the foliowing: 
Inverter (I) 
Boost Regulator (B) 
Shunt Amplifier (including Error Amplifier and Reference) (A) 
The redundancy scheme for the Boost/Inverter/Amplifier (BIA) group described in Section 
4 4.1 was based on a comparative study of several alternative approaches. These alternatives 
considored the principal boost, invertcr, and amplifier functions taken singly or in a 
combination that could be arranged with block redundancy implemp.ntation. The purpose of 
this study was to assess the potential reliability gain of SWitching separate rather than 
grouped functions in the event of failure. The discussion of single versus split string reliability 
provided some of the incentive in this investigation (Section 5.2.1). 
The _even!l cases examined are described in the following paragraphs. 
5.2.6. 1 Case I - See Figure 5.2.6-1 
The functions are combined with a single block which is replaced by an identical block upon 
any internal failure. The dotted line defines the block, and the line intersections define the 
switching points to an identical block. 
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5.2.6. 2 Case II - See Figure 5.2.6-2 
The functions are combined into two switchable blocks: one contains the boost regulator, 
error amplifier, and shunt amplifier; the second contains the inverter and clock. 
5. 2.6. 3 Case III - See Figure 5. 2. 6-3 
The functions are combined into two switchable blocks: one contains the boost retulagor, 
inverter, and clock; the second contains the error amplifier and shunt amplifier. 
More complex arrangements were considered, e. g., three switchable blocks, but analysis 
was deferred pending results on the above cases. 
Fault sensor lOgic was prepared for each case as shown on each figure. The left-hand 
logic diagram constitutes a complete definition of fault sensor requirements which dif-
ferentiates between internal and external faults; the right-hand diagram is an abridged, 
though sufficient, definition. An explanation of these diagrams is described in the fol-
lowing paragraphs for Case I. 
5.2.6. 3.1 Complete Fault Sensor Definition 
Measures of performance are provided by: 
E -D Distributed 2.4 kHz voltage 
ES - Shunt amplifier voltage 
IB Boost input current 
EB - Boost input voltage 
EF - Frequency monitor voltage 
The logic diagrams are read from left to right with series blocks indicating "and" conditions 
and parallel blocks "or" conditions leading to failure indication and transfer. 
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The logic distinguishes between internal and external faults. Thus, the over-voltage 
indication shown in Condition 1 is insufficient reason alone for transfer. If the shunt 
amplifier voltage does not track the regulated voltage, failure is indicated and transfer 
initiated. If it does track the output overvoltage (Condition 2) but the boost is operating 
(IB> IBM IN) , failure is also indicated. If this last condition is not fulfilled, the BIA is 
not at fault and overvoltage may be due to excessive array voltage or insufficient load, 
both beLng external fault conditions. 
Condition 3 pertains to simultaneous shunt operation (shunting occurs when ES is higher 
than some intermediate level designated as ESMED) and boost operation (IIf IBMIN) 
when under or overvoltage may not be indicated. This is indicative of inefficient system 
operation due to a possible boost failure or shunt amplifier failure. 
Condition 4 is similar to Condition 1, referring to nonproportionality of output and shunt 
amplifier voltages. 
Condition 5 distinguishes whether undervoltage is due to boost failure and absence of 
battery voltage. If IB< IBMIN" a boost failure may exist. This is corroborated if EJ? EBMIN. 
If EB> EBMIN, the battery has failed. This is a fault external to the BIA and transfer 
is therefore inhibited. 
Condition 6 refers to a clock failure which results in a voltage drop from the tuned 
filter. 
5. 2. 6. 3. 2 Sufficient Fault Sensor Definition 
This logic eliminates any distinction between internal and external faults for the following 
reasons: 
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a. Excess source voltage - This would result from multi-open circuit failures 
of the array shunt transistors. Since failure of 25 percent of these transistors 
could be tolerated (see Section 4. 6. 4.4), there is no expectation of this con-
dition. 
b. Insufficient source voltage - This could result from battery failure. If this 
occurs during battery demand periods, total mission failure is implied, and 
any need to identify the cause of failure is irrelevant. 
c. Load faults - Loss of critical loads implies mif,sion failure and again an] 
failure identification is irrelevent. Load fault protection for noncritical loads 
(fuses, circuit breakers) eliminat.es the necessity for identifying these external 
faults. 
Similar logic diagrams are shown for Cases II and III. Comparing those with Case I, 
a significant difference lies in the fact that their Sufficient Logic Diagrams are not much 
simpler than the Complete Logic Diagrams. The r~ason for this is that with split string 
redundancy , it is more necessary to distinguish between internal and external faults 
between blocks since failure in one bloclt appears as an external fault to another block. 
This distinction must be .Jentified in order to take advantage of split string redul. ancy 
in the first place. 
Using the Sufficient Fault Sensor Logic described above, conceptual fault sensor circuits 
were developed for each case. These were then used in estimating the relative relia-
bilities described in Section 5. 2. 7. 
Rcliabilit block diagrams for the three cases are shown below: 
Case I 
SHUNT ERROR FAIL RE BOOST ~ INVERTER ~ 
-
AMPUFIER & 
-REGULATOR &r C I..£)CK AMPIJFIER REFERENCE DETECTOR 
INVERTER SHUNT ERROR FAlL RE 0....- BOOST 
-
~ 
-
AMIJlJ FIER &r 
-
~ 
REGULATOR &: C I..£)CK AMPIJFIER REFERF.NCE DETECTOR 
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Preliminary circuits were designed and failure rate estimates obtained for each comp n nt 
in each of th three configurations. These failure rates are summarized in ' e 5.2.6-1. 
Reliability estimates were obtained fur each cor.liguration at 1000 hour time increments 
up to a total of 10, 000 hours. The results are plotted in Figure 5.2. 6-4. 
CASE I 
Table Ii. 2. 6-1. Failure Hate E timates For Thre Reclundan Configura tions* 
Boost Regulator 
Inverter 
Clock 
Shunt Amp lifi er 
Error Amplifier and Reference 
F : Ire Detector 
o / 1000 hI'S. 
0.5 6 
0.372 
0.295 
0.090 
0.212 
0.961 
5-127 
f 
O.9999~------------------------------------------------------------~ 
.999 
o. 90 
0.999 
CASE 1Il 
CASE n 
0.99 
>-
f-; CASE 1 
-d 
~ 
:s , 
~ 
c:: 
0.995 
0.99 
0.9 
j 
0.95 
0. 90 
1000 2000 5000 10000 
MISSION TIME (HR. ) 
Fic:rure 5.2. 6- -L Redundan y Trade Study (BIA) 
5-12 
I 
I 
I 
I 
Table 5.2.6-1. Failure Rate Estimates For Three Redundancy Configurations. (Cont) 
CASE II 
CASEIn 
Boost Regulator 
Shunt Amplifier 
Error Amplifier and Reference 
Failure Detector 
Inverter 
Clock 
Failure Detect.or 
B00st Regulator 
Inverter 
Clock 
Failure Detector 
Shunt Amplifier 
Error Amplifier and Reference 
Failure Detector 
*See Section 5. 2. 10. 4 
%/1000 hrs. 
0.660 
0.090 
0.212 
1.290 
0.372 
0.295 
1.065 
0.586 
0.372 
0.295 
0.961 
0.090 
0.212 
0.44H 
Case III provided the best estimated reliability. Case I was next, and Case II last. 
The values at the 6500 hour point (approximate orbiter mission time) are given below: 
Case III 
Case I 
Case II 
0.9942 
0.993 
0.9925 
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It is point d out that this study was conducted only on the redundant components and 
the above values ar~ not subsystem reliability estimates. The differences in rel1abllity 
esti mates for three cases was not considered gfeat enough to offset other more positive 
considerations. Therefore, Case I was selected for the following reasons: 
a. Most straightforwa I'd and asiest to design due to lowest complexity failure 
detector (sec Guideli ne, ~. cUon 3) 
h. Lowest in weight 
c. 1,0\ cst in co t 
d. Least power requi red fo L' failure detector 
G. 2. 7 REDUNDANT SHUNT SYSTEM HELlABILITY ESTIMATE 
A subsystem rcliah! lity esti mate was computed using the selected Case I redundancy 
onfigu ration as dis'.:!usst.:d in Section 5. 2.6. 
5.2.7.1 Reliability HInck Diagram 
The reliability block dtagram for thiR configuration is given in Figure fi. 2.7-1. The 
assumptions given for the single string shunt Eystem in Section 5.2.5.1 also apply 
here with the following execption and J.ddition: 
:l. In the event of an inverter clock failure when the subsystem is operating in 
the prime mode, the subsYRtem will switch to the backup mode. If there is 
an inverter clock failure w.wn the subsystem is operating I.n the backup mode, 
degraded lJerformance will rGsult due ~o loss of frequency accuracy. 
b. The failure detector has been split into two sections. The portion assigned to 
the prime mode represents those items \vhich, if they fail, would cause the 
subsystem to switch to the backup mode. The portion assigned to the backup 
mode represents those items whose failure would make it imposslble to switch 
to the hackup mode if a failure occurred in the prime units. 
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Figure 5.2.7-1. Mariner Power Subsystem Redundant Shunt System Reliability Block Diagram 
-----
;,. 2. 7. 2 M laslon Profi Ie 
Thc assumed orbit r mission profile given in Section 5.2.3.2 was used for this analysis. 
;,.2.7.3 Hardware Failure Hatcs 
The failure rat s uRed for this configuration are given in Table ;'.2.5-1. The assumptions 
relative to failure rates and streRS level multipliers in Section fi. 2. 3. 3 also apply here. 
;'.2.7.·' Sensitivity Studies 
The :ll' 'as most sensitivc to :!dditlonal l'el1aullity improvement were 'dentifi d by indl-
vidll:lIly rcdu 'ing compon nt falluJ'(\ rates by a factor of 10 and computing subsysten 
reliahl!ity as pClfol'llled for the Mariner '69 Redundant Power Subsystem. The results 
al'(\ plotted in histoh'T:tm form In Figure;,. 2.7-2. 
;,.:.:.( . ') n suIts 
A revi \V of Figure ;,. 2. 7-2 indicates that additional reliubility Improvement can be 
ohLdnod hy improving the pow l' distrlhutlon, the batt.ery, and the Power Source Logic. 
The I i mitatlon (1 additional effort in these fireUt; have boen discussed in Section 5.2.4. fl. 
(Note I ' veling of all clements except the power distribution and the battery). As pointed 
out in Section;,. 2. 1. 2.1, fu l1:her systenl improvement shou ld be sought by working 
on th lCflH t r liable clem nta. 
Th r suiting probabilitl s of good, degraded, and falled modes for the final shunt 
s yst III :II~O as follows: 
Probability of no subsystem failure 
Prohahility of Degraded Mode 1 
(clock fai lure) 
Probahillty of Degl'adcd Mode 2 
(1 battery cell Shorted) 
Prohahility of Mission Failure 
- O. A028 
-- O. 0008 
- 0.0697 
;: O. OS6R 
/ 
I 
I 
I 
I 
-;:,~ 
I 
.... 
:...;. 
-
>-f-
:::3 
.... 
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!5 
..J 
~ 
::: 
- - - - - - -
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- - -
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Figure :) . 2. 7- 2. Re liabili~' Resulting Fro'll 10 To 1 j ~~P!·cl\·eme nt In Failure Rate Of lndic:l tcc! Component -
Shunt Re gulato r Power Suhs.\·s tem 
~ 
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5. 2. 8 COMPARATIVE RESULTS 
Thc cstirr.ated power ;'tubsystem reliahiHty for each of the configurations discussed in 
the preceeding paragraphs are summarized as follows: 
Configuratlon 
~AM 'fi9 Single String 
5, nt System Single String 
M M '69 Hedundant 
Shunt System Redundant 
Probability of 
Good State 
o. 7766 
0.8163 
0.8305 
0.8626 
Probabllity of Good 
and Desraded States 
0.8556 
0.8994 
0.8984 
0.9:132 
The above figures ar~ thG e;iti matod power su 'y~, lem reliabllity values for the orbiter 
mission (6516.7 hours). The fact that the shunt system figures are better, is the reRult 
of n concerted effort to improve reliability throughout all phases of the study. Th 
. eareM 
whi ch require further investigatlon are the power distribution section and the battery. 
Al so a fallure mode and effect analysiA down to the piece part level should be performed 
during the detailed design phase to preserve the inherent subsystem reliability. 
5. 2. 9 OTHER CON8~DERA TIONS 
fl. ' • B. 1 Hellabillty/Wetght Optlmizatiun 
The previous cases discuss the bal3eline reference system (MM '69/orbiter profile) 
and the final selected version of the shunt system. During the study, many minor 
and ma.lor variations were evaluated. Table 5.2.9-1 lists the specifics of several 
i Plportant variations studied in detail Ilnd gi ves thn cal eu luted probabiHtles of success 
for ell ch, along with the estimated subsystem weight. The reason for the small subsystem 
weight differences can be soon by examining Figure 5.2.9- 1 which shows the relative 
we ights of the power system funcUonnl modules. Ex:!minatlon of these weights indicates 
that the total power system weight is dominated by the array and battery. The weights of 
the remaining eight modules are sufficiently small (on r. system basis) to allow the system 
to be optimized from a reliability standpoint without regard to these weights, 
f)- la·, 
I 
I 
I 
t 
c,.TJ , 
.... 
c,., 
01 
Case 
No. 
A 
B 
C 
D 
-
Table 5. 2. 9-1. Reliability Comparative &tidies 
ProbaLility 
Probability of 
of Success in 
Case Complete Degraded 
Description Success Mode·· 
Shunt System: 
Boost;1nverter/ Reference-Error 
Amplifier all t"-lo ck redundant -
Case I arxl ; 
• Boost on full mission'" 
• Synchronizer on full mission 0.81 84 0.8856 
• Charge Regulator and Shunt Am-
plifier It Transistors always 00 
except duri ng launch 
• 341, 400 Hz Inverter on during 
cruise arxl wben required 
• Same as A except: 
Synchronizer and charge 0.8666 0.9377 
regulator are redundam 
• Boost on full mission 
• Synchronizer, 400 Hz-3' 0.8603 0.9309 
Inverter, arxl charge regu-
lator only on when required 
• Shunt Amplifier and transistors 
always on except wring launch 
• Same as C except: 
Boost on only when requi red 
Shunt Amplifier &. transistors 0. 8626 0.9332 
onJv on when reQUired 
- -
• On & Off in this table refer to operating hours used in ccmputing reliability 
•• Degraded mode as defined in Section 5. 2. 7. 5 
~ 
-
Weight 
(PoundS) 
Subsystem Total 
Less Array &. Battery Subsystem 
I 
40.03 120.83 
I 
I 
I 
4l. 83 121.83 
40.03 120.83 
40.03 120.83 
50 
40 
30 
WEIOIIT (POUNDS) 
20 
10 
o 
BATTEHY 
4AJ 4A14 'lAS 4A9 4AlR 4All 4Alfl 4A12 4A15 4Al9 
4A3 
'lAS 
4A7 
l"i~ure G. 2. 9-1. Single String Weights 
G. 2. 9.2 Piece Part Versus Black Box Redundancy Approach 
Redundancy is generally used to improve system reliability beyond the level a 'hievabl 
through other means which are direuwd tuwards improvin~ the reliability of equipment, 
partA, or materials. It is well known that : edundancy indicates hi~her reliability \ -hen 
applied at lower leve Is, assum ing that no addltiona I comp lcxity L I' qu ir~ed. That is, 
th . mputed J'elinbi1ity for a completely duplicated system will b I ss than that for 
a sy tom whose components are individually redundant, :t~ain aAsumln~ no additional 
complexity is required for the lattor caso. Theoretically, individual piece pa rt redundancy 
should provide tho host reliability if the assumption of n J additional ornplexlty and inde-
pendence of failuro is made. In practice, however, thero al'o soveral evel~o restrictions 
to complete application of piece part redundancy. Some of the more obvious ones a I' : 
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I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
:t. 80m d vic s such as transformers and zener diodes will not function normally 
in a parallel '0 confi~uration. 
b. Generally, independence of fai lures cannot be maintain d, i. e., the fai lur ot 
one d'vice will have some eff ct on the performance of the remainin~ ~ood 
devic or devices. 
T Rting to assure that all lcments are workin~ is difficult and sometimes 
impossible. 
0. H asons a, b, and c mak it difficult to impl m nt Guid line 3.6 (S('ction 3). 
One of thc most sel'ious disadvantages to use of piece part r dundan 'y iR the introouction 
of additional single failure points. These vary in oll'plexity (l'OIll th(' .1111lt't illn~ o( 
several reoundant p:lrts to omplex int raction effeC'ts I'esultin~ from 0 gradation of 
on of th redundant parts. The latt r ·ffect would require thorough evaluation and 
coulo preRcnt Reriou~ d sign problems. 
In power. ystems the usc of black hox redundun y ~enerally r'cquil'os faillu' · detection 
and s\ itchin~. The redundant oloment, how VOl', can b op rated on a standby basis 
and over, 11 ffi ioncy is usually better and the weight p<'nlllt) is minin):II. 
The hl:l k box redundancy apPl'oach has been sC'I ('t d as the mORt pl'Hctical approa h 
during thiR Phase I system level study. It is anticipated that additional systcm reli:l -
hi I i ty i rnprovement an be a hieved at the cit' uit I vel by th • usc of sele ,t d piccC' pa I't 
rcdunoancy, dU"l'ing a Phase 11 0 tail design activity. For xampl I thre RpC ifi ' 
cases of piece part redundancy whi h should be studi d ar 
:1. The usc of two transi"tors in sedOR for tho shunt regulator oissipators CliR-
cussed in Section 4.4.4 
b. The us of two transistors in s rios for dissipative regulators, e. g., b lUery 
charger and other serios oissipative I'egulatol's in failure detector, in ho Rt 
regulator, and in 2.-1 kHz invertor 
The usc of:\ rodundant Enrth- Mn rs mode sWitch 
5-1J7 
;'.2.10 Sl PP RTING DATA 
S. :" .10.1 Summary of Fun 'tional EI m nt Failure ate Estim'ttes 
Th pa 1'ts ount and sti mated fau Iu I'C r:1tf'S for aeh fun etiona I I ment using both GE 
and MrL·- IIDDK-217A part failure rat('s arc ~iv n in Tablc G. 2. 10-1 for MM'69. Thf' 
MIL- 1I0flK- 217A rat s \\'('1' uS('c\ fo r all rcliability omputations. 
;' . 2.10. :" N nop('rating Jo:dlurc Hat(', 
The I'atio of np rating to nonopcl'ating- fa il uJ'{' rates \\:t btain rl frnrl\ a revi('\\' of HAD 
R port HAD -TR-(iH-34H , "D 1" 11:1nt and St.ora~c Eff ets on Elc'troni Equiprn('nt 
and Part Rf'liability". Th I'(' sults uSNI ill'C SUl"l\l1wriz d in Tabl 5. 2.10-~. 
Th(' I':d i ~s of opel'atin~ to non pcratin~ failur I'atc I':tn~e fl'orn 2 to 200 for various types 
f parts. Althoup;h the ratios for most of the hip;h usap;c parts al' above 10, this ' on-
SCI' ati v(' a lu was se l ct('<\ b cause the ~ tanclby units a re not dormant in the sa n c :-;ens 
as r-;lwlf lifL' units and m ~t of tll(' data in the HAD I' P rt was bas d n parts in stol'ap;c 
conditions. Many of the standby units in tht'" power "ubsy tcm will ha\ voltaRc applied 
to SO II\(' parts, alth u~h n 'UIT nt is hcin~ one'u't d. 
;' . 2.10.:1 alculation of Fats ~\\'it ching Faiitlrf' Rate s 
\ pI' liminary I' liabilit~ anal , sis was perfol'mf'd on th JPL and GE failul'c det(' tor 
dcsi~n s to estimat th false swit h l n~ failul' \ rat as I' quir('d for U'lC in the standhy 
" dundancy rn o leI. Tl es(\ estimates ar bmwd on failurc effe t analyses which cate~oriz 
th(' effe t of individual part faihll'es :I~ r sultin~ in false transfcl' , n transfer, or no 
ffe t. 
Part failure rates were assi~n('(l nn expon ntial failure d('nsity mod 1. This wus assumed 
to 'olllpute the total fh luI' rate and th false s\\'it 'hll1~ failul' rate r r ea h failur 
clet tor (se Tabl ;" G .I0-~j and ;' . 2.10- -1). Th part failurc rates wer obtain d fl'om 
th tabl f Miniwull1 Part lass lind Type FHllul'c Hates in MIL- IIDBK- 217A in ne ordan c 
I 
I 
I 
-I 
..... 
Co ;, 
~ 
-
I 
T <J bl c:) 2.1 0-1. P o\\'c r S\'s t cm Pa ri s Count And F ailure Rates 
:l 
t 
'0 \.. 
(/') '0 
... 
\.. . ;.. '0 
~ ::: ... - ~ .:: ~ ~ F a llure Rates ;$ ~ ~ :: 
o 0 o ~ '0 '0 C; '1000 hrS} :::..~ == ;;.. :..; 
I 
'''\ ~ < 4A9 
--:.l ~ " 
P a rt Type 0 ;;=;-; 4A" ~A I 0 ; A II 
XTAL 0. 002 0 . 002 
Re S is tor s - Film O. OQ02:) O. W i 33 24 21 
" 
- Compos it ion 0.00025 O. 0003.5 3 :) 17 
.. 
- Wl r e wound 0.02 O. 0006 2 3 1 
" - v a n ab le o 02 0 . 088 2 
C~aclto rs - T efl o n O. 0007 0 . 0001 1 
" 
- Cer am ic O. OOOG 0. 0002 
" 
- G lass 0. 0006 O. 00014 1 
" '. Mica 0 . 012 0.00003 
.. 
- Paper 0 . OO(j7 0 .00001 2 
.. 
- Tantalu m Foil 0 . 036 0 . 004 3 2 7 
" 
- Tantalu m So lid 0 . 01 0 . 0005 12 4 11 
SCR 0 . 0015 0 . 02 2 
I Diodes 0. 0005 0.01 23 11 17 Zener Diodes 0 . 03P5 0.03 - I 2 8 oJ 
Tra nSisto r s O. 001 0 . 0] 2 I 9 I 7 Transfo r me r s 0 . 04 0.02 7 4 6 Magnetic Amplifi e rs 0 . 02 I 0. 02 7 
Inducto r s 0.02 0 .02 1 1 
Fuse6 0.01 0. 01 5 2 
S", itcbes 0 . 08 O. 002 1 
Connec tors 0 .01 O. 001 6 1 2 
Re lays 0. 001 0.00002 2 
lnte.,rated Ci r c uJts 0 . 005 O. OOS 
. -
T OTAL (GE) 1. Ob06 0.6S5 15 0 . 7457 
T O TAL (MIL-HDBK- 217A) ~679 10. 7~OG7 0.7\j11 9 
P o we r Source Logi C p a rts count does not IOcl ude solar array Isolat IOn d iodes . 
Two P a r a lleled F uses 
• •• Al so 13 sets of t,,·o paJ dlle le d fuses. 
~ 
e: 
c 
e: 
\.. :;:l \.. 
c· ~ ~ 
-
<;.i ;.. ~ \.. \.. ~ ::: :: ~ - ~ ~ ~ & ~ ;... ;.. 2 
:..~ e: ~ - .... .... 
4AIG 4A16 4A 16 
-tA1 2 lAl ,) 4,\ 17 4A l 7 4A17 
1 
9 415 I 3 15 
22 I 5 
9 .; 1 
I) 
2 1 
G 9 
2 12 1 " 
11 42 2 7 
3 1 3 
1 3 5 4 4 
2 2 1 I 
1 
.. 
1 2 I 
3 3 
7 
O. 6521JO. >4320 1J.2()72 O. (H07S O. 21)73J 
0.4739" 0 . ;'1)911 0 .1 3266 0.04 1 O. J(j j 14 
I \.. <;.i e: ~ IS e-
<":> 
-
= 
\.. \.. E 
..: " ..: ~ '- = = t: ='"C .. ~ ... 
~ - ~ v ~ -
- ~ c ~ e: :. f£ 
. c c C e: £ J -
- - - -
=-::: 
4A I :, IA I ., 4A I .., 4 A I 9 
12 I) 3 U 
3 2 
I) ,I 2 
2 
I I 
1 I 2 5 
13 9 
9 5 2 I 
4 2 I ~ .. : 1 1 
I 1 2 
I 
3 
0 . 33345 0. 2077 0.1 2545 0.] '.i92;; 
0 . 2 .. 0 v. 1566 0.2086 0. 23152 
Tal Ie ;;. ~. 1 O-~. ()l1\pal';~()n )f Op ratin~ \ er ll ' Non- perating fo'ailllr Hates 
Pa rt Typ(' 
H (' sis t () I'~ , F i I rn 
" 
" 
" 
OlllP )~itioJ', 
Wi !'('\\' und 
Va l'iau 1(' 
C:1P:l 'iton.;, .Iass 
Papcl' " 
" Ta nta turn 
Diod('s, II i (>0\\,(' I' 
" 1\1 cd 1'0\\,(' t' 
" l ,ow Powe l' 
Tl'ansistors, IIi Pow('1' 
" l\led Powel' 
,. Low Powe I' 
Tr:lnsfol'm('r~. Po\\' l' 
" Pulse 
(n<ll'dors Pow('1' 
F: I i III 1'(' n: Itt.' 
( ( 11000 hI's) 
0.01 0.0001 
0.02 0.000;; 
0.001 O. 00001 
0.0:" O. 001 
0.001 0.00001 
0.01 O.OOOO[) 
0.02 O.OOO[) 
o ., 
. - 0.02 
0, 10:? 0.001 
O. OO!) O. 000,) 
. Of) o. 0:; / 0. 005 
0.1 O.OO:.. /O.OO~ 
0,01 O. 001 
0.000;) 0.0001 
0.001 O. 0000;: 
O. OO!) 0.000f) 
Hatio( linimllm 
100 
40 
100 
~O 
100 
200 
10 
10 
:2 
10 
10 
~O 
10 
, ) 
20 
1 
with tlw "R liability Gr und Hul('s" in th(, EOS Desiv,n R(' \'i ~ w Report. The a sum d 
subdh'ision of thc part failure l'alcs into" pen" :lnd "sholt" /, .• ~Iurc rates is shown in 
T : I h l e s ,). ~. 1 0- :3 a n<l .). ~. 1 0 - 1. 
Tht. tot:ll f:iilul'(, l'ate (', tin at(' for the l\lM 'GD failul' d 'tectol ' rH\I not a~rc with the 
valu ~,hO\\l1 in th E O('si~n H view Hepol't. [t \\':1. not d that thl'c \ aciaole resist r 
'ontl'ibuted ,lppr'oximately half of the total C tirnated failur rate, \\'h :~ 1. I.' fleets the 
hl~h fi~11re fol' th sc res~stol'S Riven in l\lIL-HDBK- .... 17 • The .. \J c ifi .~ . ah.! us " by 
EO is IH t ~i\'en in the De;:,i~n Revi('w H p0rt. The fals switrhi'1r-: failurc rate was 
5-1-10 
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Taule !). 2.10-3. GE Failure Uetector Computation of False Switching Failure Rate Estimate 
F:tll:ie Switching Due To: 
Total Open ShOl't 
Part Type Qty. Failure Rate'" Qty. Failure Rate'" Qty. Fallur Hate'" 
ne~istors, Film 40 0.007 If) 0.007 -- --
HeR is ors, Wirewound 1 0.0006 
-- -- -- --
Capacitor's, Mica 3 0.00003 -- -- 1 O.OOOO:l 
Capacitors, Tantalum 1 0.0005 1 0.0001 i) 0.0004 
Diodes 39 0.01 6 0. 002 10 O.OOH 
Tl'ansistors 6 0.01 
-- -- 4 O.O()H 
Transformers 4 0.02 -- -- 4 O. 01 
Intcgraged Circuits 10 0.005 4 0.002 2 0.003 
TOTALS 0.~6969 0.12!)1 O. 16002 
.-
False SVvitching Failure Rate - O. 12f)1 + 0.16002 = O. 281)12 
R t · f F lSi h' I 0.28512 a 10 0 • a se w tc mg to Fai ure Rate _. 0.86969 - O. 33 
I ... All Failure Rates are in %/1000 Hrs. 
I 
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Table 5.2.10-4. MM '69 Failure Detector Computation C'f False Switching Falluru Rate 
Estimate 
False Switching Due To! 
Total Opon Short 
Part Type Qty. Failure Rate. Qty. Fallurn Rate· Qty. Failur 
Resistors. Film 11 0.007 :) 0.007 -- --
RC'sh;tors, Composition 10 O. 0003;' 5 0.0003;' -- --
Resistors, \lariable :J O. OR 3 U.0~8 -- --
Rato· 
Capacitors, Tantalum 7 0.0005 1 0.0001 3 0.0004 
Diodes 11 0.01 1 O.OO~ 
rransisto!"s 7 0.01 -- --
Transformer 1 0.02 1 0.01 
TOTALS 0.5480 0.312 5 
False Switching Failure Rate -- O. 31285 + O. 1232 0.43605 
EOS Failure Detector Failure Rate •• - 0.293 
7 0.008 
7 0.00 
1 O. 01 
O. 1232 
, f F I S it hi t Ttl F II R t 'th V 'bl R 'to c,. -t3605 0 c RatlO 0 a se W c ng 0 0 a . a ure a e, WI arw (' eSls rs -::-,; 4 '"'-J . n 
0.5 
f F 1 S 't h' t 'r t I F '1 I"> t 'th tV' bl R' O. 1720;' 0 Hatio 0 • a se Wl "C tng 0 0 a . al uro ,a e, \\"1 ou aria e eSlstors = O. 284 ~ .6 
A verage Ratio = O. 7 
Equi valent False Switching Failure Rate - 0.7 x O. 293 = O. 2051 
• All Failure Rates are in / 1000 Hrs. 
+. From EOS Design Review Heport, 717 -DRR-002A, 4/17/67 
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therefor' obtained by t.aklng the average of the ratios of usUmat.ed false switching rat.e 
to total failure ,'ate, including anu exc!uding t.he variable resistors, and then multiplying 
the EOS failure detector f:llluJ' 'rat by this average ratio. 
Tht' r Bults for both the MM'GB and GE failure detect.ors arc as follows: 
Fai lu re ~ate (%/1000 hrs. ) 
Fals Switchi ng Total 
GE 0.2Rfi o. H70 
MM'(31) 0.43(3 O.G4 
MM'(39 Modifi ~l 0.20G O.2H:1 
!"i. 2. 10.4 Trade Study F ai lure HatcH 
Th' shunt system trade tudy \\:LS pcnol'nled on three redund.mt configurations of the 
Boost Regulator (B), Invertor (I), and Shunt Amplifier Section (including the Error Ampli-
fier and Hef r 'nce) (A), as Hhown in Section G. 2.6. As discuss d in Section G. 2. G, 
each confibruration requires different failure detectol' sensors and logic. In addition 
a current overload monitor Is required fol' the inverter, and a modification to the 
boost regulator is required for Case II. 
Th failure detector failur'e rates for each case were obtained by applying MI L-JI DDK-217 A 
part failure rates to purt quantities obtain(.~ from prelimimll'Y circuit designs. These 
ar . summarized in Table !"i. 2. 10-S. 
The estimated failure rates for the inverter and booster modifications shown in th table 
were modified as follows to normalize the results for compatibility with the existing 
fai lure rate estimates: 
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NUK-HDBK-
217 A Fail. 
Rate (q / 
Part Type 1000 Hrs. ) 
Resistor, w. w. .0006 
Resistor, Film .007 
ReSistor, . 0~8 
Variable 
Diode .01 
Zener Diode .03 
Transistor .01 
Capacitor .0005 
Transformer .02 
Magnetic Amp. .02 
Integrated Ckts. .005 
TOTAL FAILURE 
RATE (%/J 000 HRS) 
Shunt 
Ampl. 
1 
7 
4 
1 
0.090 
Table 5. 2.1 C 5 . Trade Study - Failure Rates 
Quantity of Each Part 
I Error , Inverter Case II Case I Case II Case II Case III 1 Case III 
Amp. & Overload Boost Fail. Fail. Det. Fail. Det. Fail.O€t. Fail. Det. 
Ref. l\ionitor Reg. Add. Det. (1) (B, A) (A) (B, I) 
1 1 1 1 1 
12 7 4 39 40 36 20 39 
1 4 ;) 7 -! 
1 5 9 16 15 5 9 
1 1 2 2 1 2 
1 10 8 ;) 4 10 
1 11 9 13 1 11 
1 1 4 2 8 4 
2 
;) 1 
0.212 0.149 0.0985 0.961 1.065 1. 290 0.23€ 0.961 
- -
-_ ..... ---- ................................. -------
~ 
, 
;1. Inv'ner 
() Estimated fallurl' ratt' fol' Illv 'I'tel' (i"l 'Iudlnt{ ft · ·· run) using MIL-IIDBK-U7A 
failure ratl'H (fl'Olll '1':11)1· G. ~ .lO-l) - O.17:H,n (',/1000 hI" 
o Additional failurl' ,'ate fc I' 'ul'r"'nt ov 'rload monitor (from Tabl' G. 2. 10- G) 
- O. 1-HJ ('r / 1000 hI ' '; 
o ExisUnK failu re rafl' fl'Ol1l F ' )8 0 ' s lt{n Hevi 'W Hcport - 0.200 r·( / 1000 hrs 
o NormalizcLl Valuc: 
O. L 7 :IO(j 
O. }-, H 
:.; O. ~OO O. :J7 2 f'r / 1000 hI's 
b. Boost R gulato r 
o E timat d failure rate for th 'boost regulator ul:"ing MIL-IIDDK-217 A 
failul" I'atl' ''' (fl'olll T:II)I G. 2.10-1) - O. 7ROG7 ",n 1000 hr' 
o Addltivn f:Lilul' rate (frolll T:II>I' :,. 2.10-5) - O. O!JRG (ir /1000 hrs 
Existing fai lu r I rate froll1 EOS Des ign Review Report O. ;)~:Hi X/I 000 hrs 
o No n".I:t1ized Value: 
0.7HOG7 + O. OURG 
0.7ROG7 x O. GAG - 0.660 (Jr / 1000 h rs 
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!).~ E( UIPMENT DESIGN STUDIES 
G.;}.l . fUNT EQUIPMENT STUDIES 
With th ~ propos ~d method of mounting th > shunt transistors on lh ' Bolar array, several 
('nvironm 'nl:.d factorfl w(;r of concern: 
• Effect of larg') t'mp ralure variations on electrical performance and mechanical 
int 'brt'ity 
• Eif ct of the ionizin r radiation environment on the shunt tranaistor c haract 'ristics 
Sp 'cial studies of these factors w -r J conducted and ar~ ~escribed below. 
G.3.1.1 Low Temperatur ' Pow ' 1' Transist~ Characteristics 
T 'sls have b 'en made of some of the parameters of power transistors at very low 
tcmperatures to evaluat . the feasibility of locating these devices on the solar aT ay. 
So11tron Devices Incorporated recommended type 8071 for this application and Uled 
'Ight 8071 and two 8070 transistors for the purposes of the test. 
Th . r 'sults indicate that thl'8 > power transistors will have sufficient gain to function 
effecHv 'ly at the low st t 'mp ratures that are expected to reach. 
G.J.l.1.1 Test Description 
The eight transistors were tested in two groups of four each. Preliminary tests were 
conducted with standard voltmet r and ammeters to establish voUage and current ranges. 
A multichanncl data recording instrum nt (Hewlett-Packard Data AcquiSition System Model 
~010C) was connected to obtain accurate data. Measurements were made at approximately 
0.2fl, 0.5,1.0,2.0 and 5.0 amperes for each transistor. Time, temperature, base 
current, collector cw-rent, base voltage and collector voltage were recorded for every 
point. The use of th recording instrument made is possible to obtain highly accurate 
~haracteristics of the fow- transistors (20 point measurements) in approximately 90 
seconds. Speed was required to obtain essentially isothermal data. 
5-1 ·h.i 
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1n :J./ldill m t th ' <-J 0'1 ' m 'H;;ur 'm 'nts, th ' second group ryf transistors (two ~070'8 and 
o () 
two H07 1' ' ) wC'r' yc l 'd ~O-lim 's uetw "n "'l OO F and - 200 I· In th · d'- n 'rgl z. '<I 'ondltl n. 
!j .:\ .1.1.2 Fqulpm 'Ill 
Th' t ' s t8 w 'r' 'onJuctt'd ill a chamber normally used (or spac ' ' nvironment thermal vacuum 
cycJing. Sinc' th' norn ' a l lh 'rmal control consisted of limit ,'W itch's only, the base plate tem-
p 'ratur ' wal::l m anuaU l' 'gulut tI. Proc 'dur' consisted of driving t.h baf:le plate temperature to 
th ' low Ht valu(' d . ' il' "I and th ' n ~llowing the temperature to rise I;lowly toward room 
ambi ' nt. Th' t 'rnJJ 'ratur ' of the h 'at sLlk was automatically sens ·d and record ·d for each 
III 'asurement with an accuracy of _ O.25 0 F. 
The tranl;istor heat sink consisted of a copper plate with dimensions of () by (i by 1/2 in, hel; . 
The h 'at sink was bolt ·d to an f3 inch diameter copper base plat' with a 1 inch thickn 'S l::l . 
The base plat' contain d channels for liqUid nitrogen cooling and resistive clements for 
heating. The transistors w 're mount·d directly to the heat sink by means of drilled tuppnd 
holes to provide maximum thermal contact. Silicon grease was used at all interfaces. Th 
transistors were m unt·d in a 1;4uar . configuration approximately 2.3 inches between centers 
on a side. Thermocoupl Ii w re plac d on the base plat , on the edge of the heatsink and 
at th 1 center of the AQuare array of transistorl;. The latter thermocouple was 1.6 inches I from each trans istor and provid 'd the m asuremcnts recorded in the tests. All three ther-
mocouples were monitored during th tests. Th thermocouple at the dge of the heat r.;ink 
I 
I 
showed no measurable difference in temperature from tho thermocouple at lhe c enter of the 
heat~ink. The baseplate thermocouple showed tempcratl1re differences of 100 F to 15 OF 
when liquid nitrogen was fl ow ing or the heater wus operating. When the temperature 
control 'lements were inactive and the system was allowed to reach steady state, aU three ther-I mocouples indicated the same temperature within the accuracy of the monitoring equipment 
l!:~ 0). When th st ady I::Itate condition was reached, the central thermocouple was sw itched I from the monitoring equipment to the recording system and the thermocouple voltage was read 
directly. The temp ratur' was then accurately deduced from thermocouple tables. 
I 
I 
The chamber was cubical with a 12 inch dimension on each side. A window was included for 
observation. A vacuum was maintained at all times to p.limin ~ L : e the possibility of condensa-
tion. 5-147 
All inRtrum 'nts used including th - uutor.wtic tlata L' 'cording system were properly in 
calibration anti wer ' carefully r 'ch 'ck 'd before and after th . t '8ts to 'nsure the valuJity 
of the data. 
G .:~ .1.1 .;j M 'asur -ment Evaluation 
Th · rmmlts of the ,neusurem 'ntt:) show that all th' . 'l'cted pow 'r tranf"ist rs ha · saJJ1 · 
o ~ain at lowct:)t lcmperatur ' which is l'XP , 'f ('d to be 'ncoun 'r -<.I ( - ~OO io). Furthermore. 
th r' is no in<.l ication of rapid gain d 'ter ioration b 'low this temperature. If it l ~ assu.m 'd 
that the eight samplc~ • ~sted are typical, it is not unreasonuJle to consi<.l 'r applications at 
o 
temp 'rnlures as Ivw as -300 F. 
Hl'presentutivf' mn:Jsurements for 'a'h tran s lHtorar' presented in Figures G.:LI - L, S.:Ll -2 and 
;).3.1-:.3. Since temperatur ' control was not available, the environment chambur was cool-d 
to temperatures in the vicinity of - aOOoF an<.l th 'n allowed to drift upward. The temperatur ' 
variation duri~g the runs plotted was approximately 2°F. The temperature at the beginning 
and end of each run is shown with each curve. 
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Figure 5.3.1-1. Transistor Gain Versus Collector Current (Type 8071) 
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I Figure 5.3.1-3. Gain Versus Temperature (Type 8070 and 8071) 
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'I h . gams of ttl(' 8 'cond group 'h~'r' ;hl·ck·c at room amhi nt ~~H(tF) aft'r th . initial t,;st 
(. ·1 • Th(' r 'suit is illu~tratcd in Figur • !).3 .1 -Z . A consistent decrease in gain was 
mC'a~'wf('d on all four transistors. , IJlawing for a sl ight t 'mJ>(-Tatur . diff 'renc . b ·tw '('n 
th . tw o nl(;asur('m(:nts, thc ' di sc rc'nancy is approximat 'iy - 5 P ·rcent. Sinc' th . m 'asur "-
m('nt accura.c of th . t(' 1-; t c.:quipm 'nt is at I·" t thr . , s ignificant fi~ru .. ·s, it was (:onclud ·d 
that a rain chan~ . had taken plac(· . This obs ' rvation instigat ·d furth 'r t 'sting and lh " 
')(.:cond {.,'TOUp of tran. 
approxi atdy 90 minut'~ for 'ach cycle. Th· tran 'J i stors w 'r - not -n ·r-giz(·(t during th -s-
t <.:s t. ' . N') f ... r ~ h ' r gain d ·tt'rioratiof} was obs('rvcd. 
A -ompari son of transistor gam at 1.0 amp 'r . ov 'r til . full rLtng . of t 'mp -r atur 's us 'd 
in th ' t 'sts is i llu strat('d in F igur 's :) . :L 1-:$ • Th·s· Cigur '5 show that it Cel r.not he as -
sum ('(! that th ' transistors which hay . th . high 'I'> t gain at high temp 'ratur 's will hay - th(-
high 'st gain at low tcmp ' ratur ·s . Furth('r, transistor ':) int 'nded for low If.: m. 'ratur' 
applications cannot b( s('!!'c t 'd on the basis of gain alon - at high 'r t 'mp 'ratur ·s. If ow-
'v 'r, on the basis of th ' ' ight transistors measured, it app 'ars r ·asonabl . that a s 'lection 
may t)(' mad • on th . basis of gain ard thc rate at which gain d 'cr -asefJ with t 'mp ' rature 
at highc.:r t ·mpcratur 's . Som· m 'asur 'd valu 's of gajn at on ' amp 'rc ar -' provid ·d in th 
() II 0 i n g t ab 1 ' . 
- ,-
1 tor 2 -:~2 2 -:33 2-:3 J 2 - 2 f) 1-32 1-33 1-3 1 1- .!9 H es idual Transis 
T P (. 070 8071 071 8)70 8071 bv71 8 071 8071 G % 
F 23(j 455 32:3 241 495 184 : 43 06 :32 too 
F :W . 47 . 1 " .4 2R . (j :36 .3 2 ;) .7 31.~ 45 Ji 35.5 11 .., 
~7.9n ~) .42 10.0 7.10 D.O:) 7.52 .7 fj 11.7 .f) 2., (j 
- - -
.- '-
I 
-
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Th 's \ plots also indicate a high 'r d brrce of gain stabilit with tC':nperature and eurr -nt for 
th · 10 ..... gain transistors. Selec tion of transisL rs for a specified circuit would depend on 
the r 'lative cr itical aspects of gain stability ruld the magnitude of gain in that application. 
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Saturation resistance measur ments were mact::: oy adjusting the collector current to 5.0 
amperes. The collector voltage was then reduced until the collector current decreased to 
2.5 amperes. Measurements mau' at these pomts indicate no signiHcont changes i:1 
saturation resistance, although in g('ncral the value decreased with decreasing temperature. 
Base voltage nwasurements incr( 'ased with decreasing t~mperature but remained within 
specification at -2000 F. 
5.3.1.1.4 Summary 
a. The transistors tested show d no physical damage from exposure to a low tem-
o 0 0 perature of -300 F. 1\venty temperature cycles between +200 F and -200 F 
o produced no significant change in characteristics measured at 0 F. 
b. At -2000 F the transistors retain approximately 10% of the gain measur d at SOoF. 
For the transistors tested, II (-200 0 F) > 20. This represents more than ade-
quate gain for most power trat~istor applications. 
c. Saturation resistancc and base voltage characteristics remained within specifica-
tion at -2000 F. 
d. There was no indication at any point in the experiment that operation at t 'mpera-
tures in the vicinity of -200 0 F offered any critical problems. 
5.3.1.2 Shunt Transistor Radiation Effects 
An assessment of the effects of the natural radiation environment on the shunt transistor is 
presented in this sect' n. A detailed discussion of the radiation environment together with 
the radiation effects analysis and device selection crj.teria are presented in Refcrence 1. 
The selected MHT Sq70 silicon NPN power transistor is not anticipated to be adversely 
affected by the environment. Howevcr, the effects of very low temperature operation 
on its radiation degradation characteristics should be further investigated. 
5.3 .. 1.2.1 Charged Particle Radiation Environment 
The charged particle radiation environment that the spacecraft wiU enco1mter consists pri-
marly of high energy electrons and protons trapped in the earth's magnetic field, solar 
cosmic radiation, and galactic cosm'LC ra~ s. For the present assessment, the radiation 
en 'ironment data is taken from Reff:rences 2 and 3. For the most paJ't these radiation 
5-151 
'Ilvironment specification:::; ar 'S8 'ntially thc same, differing only in their treatmcnt of th-' 
:lva i1:J1 1 :::;olar cosmic radiation data. Th' ti.me integrated yearly flux of solar protons 
pres 'nt d in R 'fer nce ~ is giv 'n in t \rm~ of a cumulativ ' probability distribution assuming 
a 10~ normal distribution for :::;olar proton 'v 'nts which occurred during 19G6 to 1963. The 
l'tlvironment information pres 'nted in Ref 'ren' 3, on th ' other hand, represents the lotal 
y 'arly integrated proton fIllX 'l1co1 'ntcred in the y ar 1959. The proton dose rcceivcd in 
this' ear wa the higtwst proton dos \ l' 'ceiv d in cons 'cutiv calendar years over the 1956 
to 1963 time p 'riod, and eorr \spond~ to about a ~G p rcent probability for the distribution 
functions given in Referenc ~. 
Since device sensitivity to radiation can be influenced by shielding, the effects of any ill-
hernnt shielding surrounding th ' transistor-s should be consider~d. The internal radiation 
'nvironm nt shown in Figure G.3 0 1-4 takes shielding into account. and is expressed in terms 
2 2 
of the ionization dose in rarls and an equivalent fission neutron dose per cm (EFN/cm ). 
This figure is based on th ' solar proton envirorun ent for the year 1959. The to\.al ioniza-
tion do:::; is vsefl} 1 in determining th xtent of any rad iation induced surface effects, while 
the equivalent peutron dose is used in determiltin~ the extent of radiation induced bulk damage. 
Th' quivalent fission neutron dose is used since the large majority of detailed radiation 
effects data for semiconductors have been obtained using reactor :::;pectra. This equivalent 
dose is defined as that dose of fission neutrons which will cause the same amounl. of damage 
in semiconductors as the actual electron and proton environment. The anticipated current 
gain characteristics of the MHT 8070 transistor at the e~d of mission are shown in Figure 
G .3.1-5. The data shown arc the radiation degraded values of current gain at 35(\ C over a 
range of initial gain for the environment given in Reference 3. It can be seen that the radia-
t" n characterif,f.ies of t'le device are more than adquate for use in the application for the 
specified radiation envirorunent. The gain characteristics of the MHT 8070 at the end of 
1. Tasca, D. M., "Radiation Effects on the Shunt Dissipator and Voltage Limiter", 
General Electric Company, PIR 1J85-31 i) July 12, 1968. 
2. "Voyager Envirorunental Standards", JPl . September 25, 1967. 
3. "Voyager Envirorunental Predictions", JPL, October 26, 1966. 
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Figure 5.3.1-4 Total Mission Radiation Dose , Infinite Backshielding 
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III ission, wh 'n consid 'ring the solar proton environment df~ fined in Reference 2, are 
. how n in F igur ' 5.3.1- G. The data shown is pr s nted in the form of the probability (in (\ ) 
of the transistor gain at 'nd of mission b 'ing 1 'ss than or equal to that specified for three 
different values of initial gain. It can be seen that fer probabilities of 10 percent or 
gT 'at '1', the us of the MilT 070 in the Po\\er Subsystem would b' adequate. For proba-
bilities from 3 to 10 percent, the usc of d vice selection techniques based on minimum 
acceptable initial gain would no doubt be required, while probabilities less than 3 p( rcent 
would require selectiv shielding of the devic ... s. A probability greater thilll 10 percent 
is 'onsidered to represent a reasonable cstim ate of the forthcoming solar maximum 
period. It should be noted that th . gain dq~radation characteristics shown in Figures 
o 5.3.1-5 and 5.3.1-6 \ re d' eloped for a devie · ambient temperature of 35 e. Available 
information indicate's that the radiation induc d degradation in eUiTent gain incrcas 'S with 
decreasing telr.perature. Thi '" data, however, is somewhat limited in that it was developed 
for mall signal transistors and the range of temperatures investigated \\ as only from 
10
0
e to GOoe. Applying the data to th MilT 8070 indicates that the variations in gain 
degradation over the 10°C to ()Q°e range are minimal, though this might not be the case 
at -200 of. This aspect should be further investigated, although it is not expected to lim it 
thc usefulness of this dev icc in the present appl ication. 
5.3.:l BATTERY eONSIDERA TIONS 
5.3.2.1 Requirements 
Typical battery power requirements for a Mars orbiter mission are summarized in 
Table;).3.2-1. The primary differen ce between the battery requirements for this 
mission and other Mariner missions i that battery power \ ill be required at the time 
of planet encounter and also after encounter. This requirement may exist for one of two 
cases. In Case I power is required for solar eclipse periods during planetary orbit in 
addition to the orhit insertion and orbit trim maneuv",rs. The orbit cycle would be in 
the order of 12 to 24 hours with a 1 to :l hour eclipse. The battery requirement could be 
from just a few to several hundred cycles, with the battery being charged during daylight 
periods by the solar array. However, with t.he long period of orbital time available before 
occultation occurs, it is not n cessary that the batteries be operable in the cycling mode 
5-15-1 
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Table S.:3. 2-1. Battery Requirements 
Phase Duration 
n Prelaunch 10-0 Days 
Launch 4G Min 
C nlise I ** 
Mancuver 40 Min 
Cruise II ** 
Maneuve r 40 Min 
C I'll ise III ** 
-W rbit Insert 100 Min 
en 
« 
u Recharge 24 Hr 
1st rbit Trim 40 Min 
Recharge 24 HI' 
2nd Orbit Trim 40 Min 
Orbit Operations 
r No Eclipse 90 Days 
-
Eclipse 1.;) Hr 
Daylight 10.5 HI' 
(Total 90 Days) 
* Based on 50 ah 27-volt battery (Mariner '69) 
** Cruise I + II + III = 8 months 
Watt-hr 
ut 
o. 
200 
250 
-
270 
-
270 
-
675 
-
270 
-
270 
-
496 
-
Depth of 
Discharge* «(f, ) 
IS 
1 • !) 
-
20 
-
20 
-
50 
-
20 
-
20 
-
37 
-
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to ensure primary mission success. In other words, comJlletion of the Case I requirements 
ensures a satisfactory missicn. 
5.3.2.2 Battery Candidates 
There are three types of batteries which could be considered for use in the Mars vehicle 
power system. These batteries, all of the alkaline class, are secondary silver zinc, 
silver cadmium, and nickel cadmium. 
The present Mariner battery is representative of a secondary silver-zinc battery and is an 
important contender in any future Mariner-type missions. other silver-zinc batteries 
specifically designed for maximum cycle life with maximum energy density are also worthy 
of consideration. Consequently, GE-MSD initiated a test program two years ago to investi-
gate the op arating characteristics of such silver-zinc and silver-cadmium batteries. 
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Pr 'vious work carried out hy UE- MSD and work performed by other investigators was 
h '1 i 'v)(1 'xt nsive enough to dev'l p th characteristics of standard nick 'I-cadmium cells 
and they w r not included in th afor mentioned test program. However, cells containing 
a n w "third 'I 'ct.rod ,II charge ntrol device have been purchased recently and arc being 
t ·s t!d. S Hn ' of the highlights of the test program are reported h re. 
5.:3 . 2.:3 Sit er-Zinc 11s 
----
Th 8ih r-zinc cells hay a n minal capacity of GO ampere-hours and art! assembled in 
Lustran (ASS) plafLic cases with pr" ure gages attached. Ea h c'lll measures 6-1/ inches 
high by 0-1 / inches wid · by 1-1 / 16 inches thick and weighs 1. 55 pounds, exclusive of the 
pr H!"'ure gage assembled to each cell. Th 152 square inches of silver oxid \ is contained 
on (i plates while the negati e electrode consists of 7 zinc plat containing ~ p r 'ent mer-
curic oxide. Separation consi · t of two layers of polyvinyl alcohol and six layers f cello-
phane. Each cell contains llacc of 40 percent KOIl electrolyte. ells were tested in packs 
of five and underwent charge and discharge characteristic te~ts, and 7- and 24-hour charge/ 
discharge cycles. In addition, some cell packs were placed un float charge for several 
months and then subjected to repetitive cycling. A summary of tests on the silver-zinc 
cells is shown in Table 5. 3. ~-2. All cycle tests included a one hour discharge. 
5.0.2.~.1 Char~e Test 
To determine the most favorable charging procedure to use with these cells, the first part 
of the test program consisted of charge characterization tests. The charge regime selected 
was a constant current to a selected voltage limit, with the current tapering at this point 
holding the charge voltage at the selected level throughout the remainder of the charge period. 
After several formation cycles, the pack was discharged a fixed amount (60, 40, or 20 per-
cent of nominal capacity) and recharged to a specified voltage limit (1. 96, 1. 94, or 1. 92 
volts/cells, average). Maximum current levels were from 2 to 10 amps. Most of the charge 
tests were carried out at 750 F, with a few at 300 F for comparative purposes. The only 
difference attributable to the lower temperature was that charge acceptance was somewhat 
lower at low temperatures. 
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Tablc G. :1. 2 -~. Ag- Zn Test Summary 
PaC K No. Months Test 
1 2 3 4 567 !J 10 
L- 5 
Charge Tc~)ts 
(; - 10 
11 - 1:.> 
16-20 
~1-25 
~6-30 
24 IIr Cyclc, 20(~ DOD 
:ll - 35 
Mars S/C Powcr Profile, 7 Hr Cyclc 10~ DOD 
36-40 i Float and Cycle at 300 F 
5-15 
Cyclcs to 
Failure 
f)4 
314 
83 
169 
2 ~JO 
~o 
Continuing 
I 
I 
I 
I 
, 
, 
J 
J 
I 
Typical data Is plotted in Figure!). 3.2-1, where charge acceptance as a function of charge 
time is hown of three different voltage levels for a battery which had pl'evlously been dis-
charged to a 60 percent depth of discharge . 
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Figure 5.3.2-1 Ampere Hours Versus Charge Time 
F rom these tests it was possible to determine the optimum charge voltage to use a functi on 
of depth of discharge and charge time. It wa3 decided that an average voltage level of 1. 92 
volts per cell was general1y too low to allow completion of the charge while a voltage level 
of 1. 9G volts per cell frequently resulted in gas generation during the charge. The leve l 
of 1.94 volts was seJected for charging, resulting in a limitation on the depth of discharge 
for shorter cycles. 
The charge data may be represented in another way as shown in Figure 5. 3. 2 -2. II ere the 
point at which tapering of the current occurs is plotted as a function of the charge current. 
The curve is valid for a cell voltage limit of 1. 94 volts per cell. The plot shows the time 
necess3!j to complete the charge from a given depth of discharge. In Case A, a 2- amp rate 
is used as the maximum charge current. Starting from a 50 percent depth of discharge (DOD) 
it can be seen that 15 ampere-hours may be returned in 7. 5 hours reducing the DOD to 20 
percent; to complete the charge requires an additiomll 14.5 hours. 
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A 'Ios study of the data pr's nt d in Figur [). :l. 2-2 suggest that it might be advi. ab le to 
op rate the battery at I('ss than fu II charge. Supp s that it is desi red to remove 1 [) amper -
hour ' of capacity f:v m th batt 'ry. ase A shows that in operating between 20 and GO p rcent 
o I ,th 15 amper -hours co uld h I' ·turned to the batt 11' in 7.') hours , while Cas B shows 
that trying to return thi s 1[) amp'lre-h urs to a battery operating b tween 30 p rc nt DOD and 
fu)) charge would rcqui rc 17. G houl' '' . It mu s t b assur r! that ', cle lif do 's not s uffer fr m 
th fact that th battcry is opc rating froM less than a full y charged c ndiU n. 
5.:302.:3.2 Discharge Tests 
A set of typical V- I curv s was g 'ncrated for thi s ell by discharging the cell at vari us 
rates and measuring the corr 'sponding s tabilized oltage . Data is shown in Figur 5 . 3.2-3 
v for temperatures of 40, 75, and DO F. 
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5.3. 2. ~~. 3 Cycie Tests 
C lIs packs were put on automatic 7- and 24-hour cycles at room ambient condition ' dis-
charging to a 20 or 40 percent depth of discharge. The results of the tests ar sunlmarizcd 
in Table 5.3.2-2. When comparing the results of the tests, It rna be noted that thc total 
life of the battery pack appears to be a function of the number of cycles rather than the time 
on test. COlY'!1are the 40 percent DOD tests (94, 7-hour cycles aud 3, 24-h· ur cy ' I(8 ) with 
the 20 percent DOD tests (314, 7-hour cycles and 290, 24-hour cycles). While the results 
of the 40 percent DOD tests are disappointing, the 20 >ercent DOD tests are encouraging, 
especially when it is recalled that this silver-zinc cell at a 15 percent DOD is equiva lent 
in usable energy density to a nickel-cadmium cell at a 60 percent DOD. 
Plots of average end-of-discharge voltage versus cycle number are shown in Figure 5.3.2-4 
for the 20 percent DOD 7-hour cycle and in Figure 5.3.2-5 for the 20 percent DOD 24-hour 
cycle. 
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In all cases, silver-zinc cell failure was caused by internal cell shorting. Because of the 
use of a relatively low charge voltage limit, 1.94 volts/cell, cell gassing was not a problem 
and cells did not leak or dry out. Also the polyvinyl alcohol, coupled with the cellophane 
separator system virtually eliminated the problem of silver mi~ration. Failure was even-
tually caused by solution and precipitation of the negative material until the separator was 
either punctured or bypassed. 
5.3.2.3.4 Float Tests 
Pack 811-21 to 25 was floated in a fully charged condition at an average voltage level of 1. 87 
volts/cell for 7 months. Following the float period, the pack was put on a 7-hour cycle at a 
20 percent DOD. Figure 5.3.2--6 shows the results of several capacity discharges of this 
pack. It may iJe seen that the total capacity of the pack was not appreciably degraded; how-
ever, when placed on cycle test, the pack failed after only 169, 20-percent DOD cycles as 
compared to 314 cycles for a pack which had not undergone the float period. Upon inspection 
of the fa iled cells, it was observed that the PYA separator had degraded considerably and 
this was believed to be the reason for the decreased cycle life. 
Additional packs were placed on a float and cycle test profile more nearly Simulating the 
actual Mars spacecraft mission, including periodic discharge Juring the float period. One 
of these packs, 811-31 to 36, was cycled at a 10 percent DOD on a 7-hour cycle to determine 
if the depth of discharge had an appreciable effect on cycle life. Wlwn this pack failed after 
about 90 cycles and these results were compared with pack 811-21 to 25 which lasted for 169 
cycles at 20 percent DOD following the float period, it was decided that the life limiting para-
meter was the total time on test. 
Pack 811-36 to 40 is continuing on the float test at 300 F to determine the effect on life of 
floating silver-zinc cells at low temperatures. 
5.3.2.4 Silver-Cadmium Cells 
The silver-cadmium cells have a nominal capacity of 20 ampere-hours and are assembled in 
type 302 stainless steel cans. Each cell has two ceramic bushings, insulating the negative and 
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positive terminals from the case. Each cell measures 3-7/16 inches high by 3-3/16 inch es 
wide by 1-7/16 inches in thickness and weights 1. 5 pounds, exclusive of the pressure gage. 
The 154 square inches of silver oxide is contained on 12 plates while 13 plates contain the 
negative cadmium material. Separation consists of two layers of polyvinyl alcohol and four 
layers of cellophane. The electrolyte , ~n all cases but one, consists of 93 cc of 30 percent 
KOH. Pack F contains 80 cc of 40 percent KOH. 
Cells were tested in packs of six to detennine charge and discharge characteristics and 
cycling capability on 7- and 24-hour charge/discharge cycles. In addition, one pack was 
placed on float to determine cycling capability after an extended period of floating in a fully 
~harged condition. A summary of the silver cadmium tests is shown in Table 5.3.2-3 
Table 5.3.2 - 3. Ag-Cd Test Summary 
Months Test 
Pack No. 1 2 3 4 5 6 7 8 9 10 11 
Charge 7 Mo Float X 7 Hr Cycle Tests 
200/0000 
A ____________________ ~~~__ ~-~~~~~----~---
B ________________________________ __ 
X 7 Hr Cycle, 40(if DOD 
C ________________________________ ~ 
X 24 Hr Cycle, (j OrJ DOD 
D __________________________________ ~ X 24 Hr Cycle, 40~ DOD 
E ____________________________________________ _ 
X 7 Hr Cycle, 
20 ro DOD 
Cycles 
To 
Failure 
97 
285 
126 
135 
705 
X 7 Hr Cyc]e 1100 
40 Dk DOD 
F ________________________________________________ _ 
40%KOH, 
2 Step 
Charge 
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5.3.2.4.1 Charge Tests 
Charge tests, similar to tests carried out on the silver-zinc cells, were also performed on 
the silver-cadmium cells. Voltage levels of 148, 1 • .JO, and 1. 52 volts/cell average were 
used, recharging from 60, 40, and 20 percent depth of discharge. A 3.0 amp maximum rate 
was used in all cases. All of the charge tests on the silver-cadmium cells were conducted at 
room ambient, about 750 F. Data was obtained similar to that obtained for the silver--ztnc 
cells. It was determined that 1. 48 volts/cell was too low for efficient charging, but that 
1.50 or 1. 52 volts/cell would be satisfactory, if the depth of discharge is not too great. 
Under certain conditions (pack F) 1. 54 volts/cell was used satisfactorily, but usually this 
voltage level resulted in severe unbalancing during charging with the result that gassing 
occurred in some cells in the test pack. 
5.3.2.4.2 Discharg'.! Tests 
Silver-cadmium cells were discharged at 40, 75, and 90°F to generate typical V-I curves. 
The results are shown in Figure 5.2.2-7 where data is plotted for rates of 1 to 20 amps. 
1. 1 .. 
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Figure 5.3.2-7. Volts Versus Discharge Rate for 20 AH Silver-Cadmium Sealed Cells 
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5.3.2.4.3 Cycle Tests 
Packs were put on 24-hour cycles at 60 and 40 percent DOD and on 7 -hour cycles at 40 and 
20 percent DOD. Results of these tests are summarizerl in Table 5.3.2-3. No correlation 
of cycle life with depth of discharge or cycle period is possible, however, cycle life was 
disappointingly poor except for pack F. 
Considering that the nominal energy density is only about 14 watt-hours per pound, these 
cells would not be competitive with nickel-cadmium cells unless a definite magnetic clean-
liness requirement existed. 
All silver-cadmium cells failed by a low end-of-discharge voltage phenomenon. When the 
end-of-charge voltage was increased to increase the charge input, cell unbalancing occurred 
resulting in gas generation in some of the cells. Failure analysis showed no signs of internal 
shorting or silver migration. From this it was deduced that failure was caused by negative 
plate fading or passivation. This phenomena was discussed with the manufacturer who con-
curred in the explanation, because the negative plate was of pasted construction rather than 
impregnated on a sintcred nickel substrate. 
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Pack F beh~ved quite differently from the ther silver cadmium test packs. It survived 
over 1100 cycles at 40 percent DOD on a 7-hour cycle. Figure 5.3.2-8 shows the em of 
discharge voltage versus cycle number. It is significant to note that failure was caused 
by a low end-of-discharge voltage and no shorts were in evidence from the failure analysis. 
The results of this test suggest areas of interest for future investigations of silver cadmium 
cells. The reason for the improved operation can be explained by anyone of three uniq11e 
factors existing for this pack: 
a. By an extremely fortunate set of circumstanceG, six well-balanced cells were 
selected that can be operated at a charge voltage equivalent to 1.54 volts per 
cell without becoming unbalanced and generating gas. 
b. The inception of a two-step voltage limit causes the charge voltage to drop to 
a safe value before unbalancing occurs. Operation in this mode is illustrated 
by Figure 5.3.2.9, where the upper voltage level of 1. 54 volts per cell is main-
tained until the charge current decays to 0.21 amp. At this point the cell voltage 
is reduced to an average of 1. 42 volts/cell, just above the open circuit voltage. 
c. The cells were filled with 40 percent KOH rather than 30 percent KOH electrolyte, 
resulting in less severe fading and degradation. 
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5.3.2. 4.4 Float Tests 
One pack was placed on a 7-month float at 1. 42 volts/cell and then cycled at a 20 percent 
depth of discharge on a 7-hour cycle. The pack survived only 97 cycles before failure 
occurred as a result of the inability to accept a charge.. It was concluded that this cell is 
severely penalized by long periods on float charge and would not be satisfactory for a 
Mariner-type mission. 
5.3.2.5 Nickel-Cadmium Cells 
General Electric Missile and Space Division has carried out a considerable amount of testing 
with hermetically sealed nickel - cadmium cells. Batteries have been tested in thermal-vacuum 
chambers to determine thermal characteristics, on 5-hour and synchronous orbit-type cycles 
to determine cycle life capability, and on continuous overcharge tests. 
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Cells used for the latter tests were 12 ampere-hour cells, purchased in' late 1961, which 
were placed on a continuous charge for over 500 days at a C/7 rate and following a capa-
city discharge, when they delivered over 12 ampere hours of capacity, were put in storage 
in the laboratory for over two years. They were subsequently removed from storage, given 
a few conditioning cycles, and placed on a continuous 24-hour cycle, discharging to a 60 
percent DOD. These cells completed 666 cycles before being taken off test because of low 
end -of -discharge voltage. 
5.3.2.5.1 Third Electrode Nickel-Cadmium Cells 
A relatively new method in battery charge controls employs the use of a third or auxiliary 
electrode to signal when a cell has reached full charge. Using this method, a nickel-cadmium 
battery may be recharged at a rapid rate and reduced to a safe trickle rate when the charge 
has been completed. Several 20 ampere-hour cells containing third electrodes ha.ve been 
procured for evaluation. It is expected that they will be tested at sev~ral charge rates and 
tpmppt:"atures to determine the effect of these parameters on the third electrode signal and 
the charge acceptance of the cells. 
An overall comparison of silver-zinc, silver-cadmium, and nickel-cadmium cycle -life 
capability as a function of depth -of-discharge is shown in Figure 5.3.2-10 .. 
5.3.2.6 Mariner '69 Battery 
'The Mariner '64 battery is completely described in JPL Technical Report No. 32-854 and 
may be identified as Electric Storage Battery Co. Model #2 57. The Mariner '69 battery will 
be essentially the same battery as was used on the '64 vehicle, but incorporating manufactur-
ing improvements for increased life capability. 
The battery was sealed and contained 18 cells with a nominal capacity of 50 ampere hours. 
The gross weight of the battery package was about 34 pounds, resulting in a capacity of 
1350 watt-hours and an energy density of about 40 watt-hours per pound at a 10 amp dis-
charge rate. 
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5.3.2.6.1 Charging 
The Mariner '64 battery was charged at a rate of 300 milliamperes to a voltage limit of 34.6 
volts (1. 93 volts/cell) until the current dropped to 20 milliamperes. At this point. the charger 
was turned off. However, a trickle ch ...  ~gc of 1. 5 milliamperes remained on continuously 
because of telemetry required for a voltage transducer. The result was that battery voltage 
continued to increase and several of the cells developed shorts before the mission was 
terminated. 
It is planned to modify the '69 charge regime to eliminate the telemetry power drain so that 
the battery may be carried in a complctcly open-circuited mode. 
5.3.2.6.2 Test Results 
According to information from the Electric Storage Pattery Company (ESB), new Mariner-
type batteries have been cycled to 100 percent DOD for 50 cycles at a 10-amp discharge 
rate and have delivered rated capacity. In addition, it has been determined by ESB that 
the battery will sU8tain a 7 - to 9-month stand and still deliver the rated 50 ampere-hours 
of capacity. However, no attempts have been made to cycle the battery after the stand 
period. 
A tcst program is being originated at Crane, Indiana, where secondary silver-zinc bat-
teries from different manufacturers will be cycled at several depths of dischargc after 
various stand periods and at various temperatures. These tests should be followed car(;-
fully to verify the adaptability of the silver-zinc battery to an orbiter mission profile. In 
addition, a comparison should be made between batteries which have remained on float 
charge during the trans-Mars period and those which have been held open circuited in the 
charged condition. The effect of this variable on cycle life as well as capacity should be 
determined. It is important that some of the Mariner-type batteries with improved sepa-
ration be included in the float and cycle tests to determine if this :...attery \vould be suitable 
for the orbiter type mission. It is also suggested that the possibility of operat ing the 
Mariner battery in a vented or pressure relieved mode be investigated. The vented cell 
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has shown the capability of operating for extended periods of time, elimlnating the prabl . n 
f excessive gas pressure which may build up within the battery during periods of trickle 
charge. Obviously, gas venting cannot be excessive or the bat tery will dry out causing a 
s in capacity. 
5.3.2.7 Batten Comparison 
Four battery type. have been considered in the previous paragraphs for use in the Mars 
vehicle. Basod on mission requir ments and information available on their present states 
of development, the batter us ed on the Mariner '64 spacecraft would b the preferred 
selection. This decision is based primarily on the relative:ly high energy ct nsit of the 
s stem, the absence of specific c cUc operation during the orbit phase, and the fact that 
the battery has been flight prov n on pr vious Mariner missions. A comparison o( battelj' 
characteristics is shown in Table S. 3. 2-". 
Table 5.3.2 - t4 . Bath;ry Characteristics 
-
Battery Type 
Mariner Vented Ag-Cd NiCd 
Ag-Zn Ag-Zn 
Energy Density, w-hr/lb 40 40 14 10 
Relative ~ eight 1 1 3 3.3 
Relative Volume 1 1 2 2 
Cycling Capability 50 50-100 100-1000 > 1000 
Float Capability ? Fair Fair Good 
Flight Tested Yes No No Yes 
Sealed Yes No Yes Yes 
Trickle Charge Req'd No No No Yes 
Nonmagnetic Yes Yes Yes No 
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SECTION 6 
C NCLUSIONS AND RECOMMENDATIONS 
Detailed onclusicns and recomm ndation are made throughout the r port. This s ction 
pr nts th major summar c nclu ' ions and r comm ndations. 
6.1 CONC LUSIONS 
Th major conclusions of the study ar as follows: 
a. A shunt system, as d scri~ed in S ction 4, app ars to off r a pow 'r " , t m which 
w ill meet flyby and rhit r missions of th type studi d with impro d 'ffic i nC'y 
and t'eliability. 
b. The array/battery haring mode of op ration for the MM'69 typ . power system 
makes operation more s n iti v' in the orbiting missions under array limited 
condition::,. This nsitivitv lim · ts the operational flexibility and requirc~ 
more margin to as ur that op ration does not become array pow r limited . 
c. One major differenc betw en the flyby and orbitirlg mission is the non-time 
criticality of the science loads in the orbiter missions. This fact has 
important implications for th design of the power system distribution and 
control for an typ pow r system. 
d. The application of redundancy should be kept as simple as possible becau e of its 
complex interplay with fault protection, sensing, and switching. Beyond the 
simplest implementation conc pte, it becomes increasingly difficult to ascertain 
that all Significant interactions have been identified. 
6.2 RECOMMENDATIONS 
a. Consideration should be given to using separate relays on the science loads for 
orbiting missions -- independent of the type power system used. 
b. The existing sensitivity of the MM '69 type power sy sten: to array/battery sharing 
operation for orbiting missions should be carefully valuated both experimentally 
and analytically. 
c. The Phase I shunt system design appears to offer significant efficiency and 
reliability improvements and should be further developed on a Phabe II effort. 
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